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Abstract: 
This document provides an overview of the modular inverter design project, as well as specifying 
interconnects where applicable. It is not intended to be comprehensive, but it does specify 
necessary functionality. 
The information contained in this Document and the Appendices may not be copied, reproduced, distributed or stored in a retrieval 
system without the prior express written permission of the author. 
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1. Introduction 
The purpose of the modular inverter project is to provide test beds for future projects. Deliverables 
include: 
• 
• 
40A, 30VDC inverter stage 
20A, 60VDC inverter stage 
• 
• 
40A, 400VDC inverter stage (possibly pushed off until the spring semester) 
Control box based on a TI 2812 DSP 
• DSP software to provide interface to a PC 
• DSP software for V 1Hz operation 
The desired time frame is to have functional hardware by the end ofthe fall semester of2003, with 
at least the output stages thoroughly debugged. At least some software should also be done at this 
time. The complete software project should be finished by the beginning of fall '04. 
This project is supported by the Grainger Center for Electric Machinery and Electromechanics. 
1.1 Scope 
The software developed will be primarily limited to minimal functionality such that someone doing 
a motor project can get up and running quickly, or someone can develop PC software to implement 
an advanced algorithm. Actual vector control algorithms will be implemented by the specific 
researcher. It is also desirable to use canned vector control algorithms such that a demo can be 
done for ECE333 or ECE468 during spring '04. 
The hardware will be rugged and debugged well enough for the average graduate student to use it. 
It does not need to be rugged enough for classroom purposes at this time. 
The initial designs are for the standard inverter topology. If possible, it would be nice to be able to 
change to an SR (switched reluctance) topology. Ifthe added flexibility degrades the performance 
of the standard topology, then the SR topology will be pushed off to a future output stage design. 
Initially, three of each unit will be built. Eventually, ten control boxes will be built so that many 
researchers can do different things at the same time. 
1.2 Definitions 
Control box: a box containing the DSP and various interface ports, which generates PWM 
commands. 
Output stage: a box containing four halfbridges, interface to the control box, some logic, and gate 
drivers. 
Power stage: subsystem of the output stage consisting of only the power handling devices. 
Output connector: the connector between the control box and the output stage. Actually two 
connectors, one analog, one digital. 
1.3 References 
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2. Output Connectors 
2.1 General Principles 
The digital signals are transmitted as RS-422 differential pairs. The output stage should include 
pull-up and pull-down resistors such that when the connector is unplugged, the power stage is 
open-circuited. 
The analog signals use a maximum range of±10V. A Kelvin analog grounds (one or more) are 
included. The control box should treat all signals as differential with respect to the Kelvin. 
There are two connectors, one analog and one digital. Both are ribbon cables. Latching headers 
are preferred. For the digital connector, use Vari-Twist cable, which pairs adjacent conductors. 
For the analog connector, consider using shielded ribbon cable if a suitable type can be found. 
All of the "GND" connections are tied together at both ends of the cable. Within each box, it is 
recommended to separate digital, analog, and power grounds between the cable and the rest ofthe 
circuitry. "GND" is connected to earth via a resistor and a capacitor in parallel (relatively low 
impedance). 
The power supplies on the connectors are intended to power analog and digital circuitry in the 
control box. They originate in the output stage. Current requirements are TBD. 
It is assumed that the bus supply to the power stage is at a very different potential than earth. Full 
isolation is required between the output connectors and the power stage. 
2.2 Digital Connector Pin-out 
Pin Signal 
1 +5V 
2 GND 
3 +5V 
4 GND 
5 A1 
6 ~A1 
7 A2 
8 ~A2 
9 B1 
10 ~B1 
11 B2 
12 ~B2 
13 C1 
14 ~C1 
15 C2 
16 ~C2 
17 D1 
2.3 Details of Digital Connector 
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Pin 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
Signal 
~D1 
D2 
~D2 
ENABLE 
~ENABLE 
FAULT 
~FAULT 
uC RESET 
~uC RESET 
RESERVED 
RESERVED 
RESERVED 
RESERVED 
RESERVED 
RESERVED 
RESERVED 
RESERVED 
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AI corresponds to the upper device of phase A. A2 corresponds to the lower device of phase A. 
\A 1 and \A2 are the complements of A 1 and A2 respectively for RS-422. It is recommended to use 
DS26LS31 transmitters and DS26LS32 receivers, or equivalent or superior devices. These are 
quad line drivers and receivers. Remember to terminate the line properly, as well as inserting 
proper pull-up and pull-down resistors to bias the signal in the event of an open-circuit. 
Similarly, (\)Bn correspond to phase B, (\)Cn correspond to phase C, and (\)Dn correspond to phase 
D. Typically, for a three-phase inverter, phases A, B, and Care used as a positive sequence, but 
other topologies and other sequences are possible and allowable. 
FAULT, ENABLE, and uC_RESET are similar RS-422 signals. When everything is OK, FAULT 
and ENABLE should both be high and uC_RESET should be low. FAULT indicates that a fault 
has been detected in the output stage. ENABLE is low until the processor is ready to start 
providing PWM commands. uC _RESET pulses to clear a fault. 
Note that only the first 26 pins are used at this time. A 34-pin connector is used to distinguish it 
from the analog connector, as well as providing room for future expansion. Leave the unused pins 
floating at this time. Note that it is possible to use 26-conductor Vari-Twist cable at this time, 
which is available from ECE Stores. 
2.4 Analog Connector 
Pin Signal Pin Signal 
1 GND 14 KELVIN2 
2 +15V 15 RESERVED 
3 -15V 16 RESERVED 
4 GND 17 RESERVED 
5 lA 18 RESERVED 
6 IB 19 KELVIN3 
7 IC 20 GND 
8 ID 21 GND 
9 KELVIN! 22 VA 
10 VBUS 23 VB 
11 T1 24 vc 
12 T2 25 VD 
13 IBUS 26 KELVIN4 
2.5 Details of Analog Connector 
lA, IB, IC, and ID correspond to phase currents on phases A, B, C, and D respectively. They are 
positive for current going out of the power stage. VA, VB, VC, and VD are phase voltages with 
respect to the negative bus, corresponding to phases A, B, C, and D respectively. Vbus is the total 
bus voltage. Tl and T2 are relevant temperatures. Scaling is discussed in section 3. 
Kelvin ground connections are provided, one for each group of signals. All analog signals should 
be treated as differential with respect to the corresponding Kelvin connection. This eliminates 
voltage drop and noise in the current-carrying ground wires from influencing the analog 
measurements. Note that the groups are in fours, for either quad op amps or two dual op amps per 
Kelvin. 
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3. Details of Output Stage Logic and Analog 
3.1 Logic 
At a minimum, the logic must prevent simultaneous tum-on of both devices in a halfbridge. 
Preferably, minimum deadtime will be enforced. The minimum deadtime must be specified, so that 
the software designer can account for it. Typically, the software will insert deadtime greater than 
the minimum, so that the output stage logic is transparent. 
Faults will be detected as described in section 3.3. On any fault, the logic must latch, tum off all 
devices, and signal a fault on the output connector. Faults are reset on power-up, and only on 
power-up. 
It is also desired to support a minimal command function, where only the upper device commands 
are supplied. This will be jumper selectable. The logic must then perform inversion with deadtime 
to generate the lower device commands. 
3.2 Analog 
The phase currents will be detected by closed-loop Hall-effect devices or equivalent. The analog 
circuitry will condition these signals, typically a current that is some fixed ratio of the phase 
current, into properly scaled voltage signals. Scaling is such that the rated RMS current (e.g. 20A) 
corresponds to 4.5V. This allows proper headroom for overload and ripple below the 10V 
maximum. The signals are bipolar, positive for outgoing current. It is desirable to include some 
means of reducing the scale factor to correspond to a lower rated RMS current, yielding greater 
signal amplitude for smaller machines. This can be a resistor change, a jumper, or changing the 
number of turns through the sensor. 
The bus voltage and phase voltage sensing circuits must be isolated from the main analog circuitry. 
The lowest-tech way to perform isolation is through differential amplifiers with large resistors. In 
this case, the resistors must be sized so that at maximum voltage rating of the power stage, the 
resistor current is less than 5 rnA. Take some care in designing the remainder of the circuit, 
particularly in choosing an op amp, to account for large resistor values with tolerance. These 
signals are mostly unipolar, although phase voltage does extend below the negative bus by at least a 
diode drop. These signals should be scaled so that maximum voltage rating corresponds to an 8V 
signal, for headroom. 
Minimize the filtering on voltage and current signals. The control box is responsible for low-pass 
filtering to prevent aliasing of the AID converter. Since the output stage designer has no control 
over the sampling rate, achieve the highest bandwidth possible in the analog signals and let the 
control box designer make the filtering decisions. 
There is also allowance for up to two temperature feedback signals. These should be scaled so that 
ooc = 0 V, 1 00°C = 5V. The sensors should be placed in relevant positions on e.g. the heat sink. 
3.3 Fault Detection 
Within the output stage, the following faults should be detected and latched: 
• Short-circuit. This is sensed via desaturation detection. Even in MOSFET-based designs, 
short-circuits can be destructive and require shutdown within 10 J.!S. 
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• Overcurrent. Trip at 9.75V of current feedback. Some filtering is allowable, but shutdown 
within 100 JlS is advised. 
• Overvoltage. Trip at an appropriate level that will prevent damage to any of the devices in 
the system. This should be above the 8V signal level, but perhaps not by much. 
When a fault is detected, the priority is to tum off all of the devices. Some gate drivers include soft 
turn-off for short-circuit, which is fme. Presumably, before the logic can tum off the rest ofthe 
devices, the gate driver has completed its soft tum-off. The second priority is to alert the control 
box via the FAULT signal. The third priority is to indicate the fault in some way, such as an LED 
indicator (one for each type of fault for each halfbridge ). 
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4. Power Stage Design Principles 
4.1 Topology 
The power stage will be composed of four halfbridges. Each halfbridge is composed of two 
controlled switches (MOSFETs or IGBTs) with anti-parallel diodes. Although a MOSFET 
includes an integral body diode, it is advisable to include a place to insert a Schottky rectifier. This 
need may be eliminated by using a MOSFET co-packed with a Schottky, similar to an IGBT/diode 
co-pack. Three halfbridges are almost always used; the fourth may be for a brake or to control the 
neutral. 
It is advisable to include a large diode on the input for reverse-polarity protection. In certain cases, 
this diode is not needed, and actually is a hindrance. For these cases, a jumper must be provided to 
allow bidirectional current flow. Additionally, there should be a relay that is powered from the 
same 120V feed that runs the logic supply. The normally-open contacts should be in series with 
the DC supply; the normally-closed contacts should connect a resistor across the bus to bleed down 
any capacitive energy. 
As previously mentioned, it is desired to include a reconfiguration possibility for an SR topology, 
in which the halfbridge is split into two halves. If this compromises the performance of the normal 
halfbridge, then SR will be pushed to a future project. 
It is necessary to be able to sense many voltages within the system. It is advisable to provide non-
current-carrying binding post connections to every relevant voltage point. 
4.2 Bus Capacitors 
The input to the power stage is assumed to be well-filtered DC (ripple less than 5%), such as a 
Kenwood, HP or MagnaPower supply or an HP programmable load. It is necessary to at least 
include a snubber capacitor, a reasonably sized film capacitor close to the IGBTs/MOSFETs. It is 
also advisable to include a place to add some bulk capacitance (electrolytic) if that becomes 
necessary. A good rule of thumb is to size the bulk capacitance for approximately 6 ms of energy 
storage. Inrush control is necessary for the bulk capacitors as well. Note that regeneration will 
typically require some bus capacitance in order to maintain stability. 
4.3 Thermal Design 
Each power stage will have a continuous current rating (e.g. 20A) and a maximum bus voltage 
rating (e.g. 60VDC). Thermally, it must be possible to operate at these maxima indefinitely with 
junction temperatures below 1 00°C in lab ambient (25°C). Full rating is at 10 kHz switching for 
power stages under IOOV, 5kHz switching for higher voltages. 
In addition, the power stage must be capable of overloads up to 125% of the continuous current 
rating (e.g. 25A) for 10 s with junction temperatures below 135°C. It is recommended to provide a 
derate curve, current vs. overload time, based on the final design, based on a maximum junction 
temperature of 135°C. It is anticipated that this will follow a curve of constant Oactui- Irate/)xtoL, 
or possibly some similar form with a different exponent, or possibly two curves to cover the total 
range. 
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Some thought should be given to the removal ofthe heat from the box. For example, if the heat 
sink is entirely contained within the box, the total thermal resistanc.e to ambient includes the 
thermal resistance of the box. This can lead to high internal ambient temperatures, inappropriate 
for maintaining high-performance analog circuitry. 
The ratings chosen are generally larger than what is necessary, "just in case." Thermally, the 
design will probably be overkill for many applications. Consider using a thermostat to control the 
fan to reduce noise during low-power operation. 
4.4 Power Supply 
Each gate driver needs a power supply, possibly bipolar, referenced to the associated emitter/source 
connection. Several possibilities exist: 
• One supply referenced to the negative bus, with bootstrap capacitors to power the upper 
devices. Not recommended due to uncertainty of the upper supply voltages. 
• One supply referenced to the negative bus, with a switcher (forward, flyback) to generate 
the upper supplies. 
• One supply referenced to approximately earth, with a switcher (forward, flyback) to 
generate all of the isolated supplies. This same supply can then be used for other "GND" 
referenced functions. 
In any event, the source supply can be an off-the-shelf supply (of which we have cases). Before 
trying the second option, verify the isolation of the supply. 
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5. Control Box Functional Requirements 
5.1 Hardware 
The control box must be highly flexible. To that end, it will contain a board with: 
• 
• 
• 
• 
• 
• 
Output connectors, which are RS-422 digital and ±1 OV differential analog 
A digital connector that is TTL 
An analog connector that is ±I OV single-ended 
An analog connector that is 0-3V single-ended 
A connector for a keypad or similar user interface 
An encoder input and an encoder re-transmit 
SD00004 
The TTL digital signals will be pass-throughs of the output connector, encoder input, and the 
keypad connector for use by a microprocessor, DSP, or PC via a DAQ card. Logic families should 
be 3.3V. The single-ended analog connectors will also be essentially pass-throughs, but with 
protection against overvoltages and other potentially harmful conditions. 
This board will be in a box that has space reserved for a TI 2812 eZdsp board. The box will also 
have means to mount a keypad TBD. 
Potential systems in this scheme include: 
• A 2812 eZdsp running V /Hz, vector control, or other advanced control scheme 
• A PC running xPC derived from a Simulink design 
• A microcontroller and CPLD running some other control scheme 
5.2 Software 
It is anticipated that a typical project flow includes a quick design in Simulink followed by a 
detailed design inC on a 2812 DSP. To that end, software modules should be designed to assist a 
new user: 
• Simulink subsystems for interfacing to the hardware, including fault and overload 
monitoring 
• DSP subsystems for interfacing to the hardware, including fault and overload monitoring 
• DSP functions that are generally useful, such as PWM generation, Park-Clarke 
transformations, PID loops 
• DSP interface to the keypad, including parameter storage 
Additionally, for people doing motor work, it is desired to have a simple V /Hz algorithm 
implemented in the DSP available. It should generate precise sine waves, including dead-time 
compensation and other means of attaining high fidelity. 
To enable the use of a DAQ card, one seat of Real-Time Workshop and one seat of xPC Target will 
be purchased. 
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6. Project Goals and Timeline 
6.1 Output Stage Hardware and Software (as necessary) 
• 
• 
• 
Block diagram and preliminary part selection: September 12, 2003 
Breadboard prototypes ·of critical circuits: October 10 
Complete schematic, with all part selection and footprints assigned: October 31 
o Order parts at this point for 1 week delivery or longer 
• Layout complete and reviewed: November 14 
• Boards stuffed and tested: December 12 
• Next round of boards designed: January 16, 2004 
6.2 Control Box Hardware 
• Block diagram and preliminary part selection: September 12, 2003 
• Breadboard prototypes of relevant circuits: October 3 
• Complete schematic, with all part selection and footprints assigned: October 24 
o Order parts at this point for 1 week delivery or longer 
• Layout complete and reviewed: November 14 
• Boards stuffed and tested: December 12 
6.3 Control Box Software 
• Architecture defined and tasks partitioned: September 12, 2003 
• Next task? 
• Usable V/Hz system debugged: December 12 
8000004 
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This project provides ac to de conversion module to supply the motor inverter stage of the project. 
However the load of the front-end is not necessarily limited to the modular inverter. For research 
purposes the front-end could supply power to any required de load. 
1.1 Scope 
The front-end module was designed as half of the modular motor inverter project. The input to the 
front end is an ac power source and the output is a stable de bus. The input ac power source can be 
a single or three phase source. 
Because of the need to process high power levels all power processing devices are not physically 
located on the control board. The rectification device, converter switches and filtering devices are 
stand alone. 
1.2 Definitions 
Control Board - SK0041 rev C PCB that controls the contactors and gate drive of the front end 
unit. 
DSP Daughter Board- SK0045 rev 1 that can be used as intelligent control and connects to the 
control board via 112, J13, 114, and 116. 
Front-End Shelf- Bottom shelf of the modular inverter box that contains all the 208 3phase ac to 
400V de hardware. 
1.3 References 
Front End Control Board Schematic: SK0041 rev C 
Front End Control Board Layouts: PB0041 rev C 
Front End Shelf Schematic: SK0068 rev 1 
DSP Daughter Board Schematic: SK0054 rev 1 
DSP Daughter Board Layout: PB0054 rev A 
Modular Inverter Control Board Design Document DD00007-000 
Analog PWM Daughterboard DD00008-000 
eZDSP TMS320F28121 DSP Daughterboard DD00009-000 
Modular Inverter Power Stage DDOOO 10-000 
Modular Inverter Front-End 
Page 4 of 21 
Status : Released 
Printed 4/24/2006: 7:11 :41 PM 
Copyright © Wayne Weaver 2005 
Design Document 
Modular Inverter Front-End 
Issue 001 
2. Known Issues I Revision Suggestions 
DD00005 
1. Ground Pins 4&5 ofU3 are not connected to the board analog ground. A jumper wire 
needs to be soldered from these pins to ground to ensure proper operation and limit the 
voltage applied to the GPIO of the eZDSP Board. 
2. The 3.3V regulator (U21) has a bad placement on the PCB. The heat sink interferes with 
R27 and the DSP Daughter board. 
3. Test points should be added at Bus high indicator (U26A-1) and the time delay for the 
inrush current control (R4-2). 
4. For PB0041-C the Inrush contactor control logic is triggered off of the Vbus signal. While 
the bus capacitor is discharging after shutdown this causes an excessive amount of time 
before the inrush resistors are switched back in line in preparation of a restart. A better way 
is to use the Vrec signal since the voltage level drops quickly after shutdown. A 
modification to board PB0041-C is to cut trace from D21-1/U1-3 and jumper between U1-3 
and D17-1. 
3. Control Board Design Motivations 
The control board was designed for maximum flexibility in the control of the gate of the front-end 
unit. Three analog gate drive signal schemes are on the board. Control signals external to the 
board can be used including from the DSP daughter board, Matlab xPC, from the inverter stage, 
or other sources. Digital control signals can be buffered and filtered in order to accept a broader 
range of signal types. A spare contactor control was included for use in experiments that may 
involve simulating a 'fault' on the system. The inductor current sensor LA55-P was chosen 
because it prevents the need for high voltage high current of the main power flow to go through 
the control board. 
4. Gate Drive Control Modes 
Three modes of control are designed with analog circuitry on the control board. In addition other 
methods can be implemented via external interfaces. The gate drive signal is selected by JMP7 then 
optically isolated through U14 before being gated by enable logic (section 5.1) and over-voltage 
protection (section 5.2). If the gate drive is enabled then MIC4420 U15 drives the gate connected 
to MTA100 J3. 
4.1 External 
An externally generated gate signal can be used to drive the converter gate. This signal can come 
from a connected DSP, the inverter stage, or some other external source (Jl5) and is selected by 
JMP4. Since the quality and voltage range of said signal is unknown, it is digitally buffered by an 
MIC4420 (U9 sheet 5). The MIC4420 can accept a wide range of inputs and standardize the output 
signal to the + 15V board source regulated by zener D8. 
4.2 Autonomous Feedback 
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This mode is laid out on sheet 10 of SK0041 C. In this control mode no external interface is 
required. The controlled system variable can be either the bus voltage or inductor current (chosen 
by JMP8). The chosen variable is compared to a reference set by R48, and then using a PI gain is 
generated into PWM by TL494 chip U17. The frequency ofthe PWM signal is controlled by R49. 
The gain ofthe PI loop is controlled by R45, with a time constant dictated by C27. Since the 
system was designed primarily around a boost converter, a upper limit on the PWM duty cycle was 
built into the circuit. The upper limit on the duty cycle is controlled by R50. 
As an example: Ifthe user wants to control the desired bus voltage to be 400Vdc, then JMP8 
should be in 1-2 position. Adjust R48 so that the voltage on TP37=400V*(.013/2)=2.6V. 
4.3 Hysteretic Feedback 
This mode is laid out on sheet 9 of SK0041 C. The controlled system variable can be either the bus 
voltage or inductor current (chosen by JMP8). For example, if the de-de converter is a boost, then 
the inductor current would be chosen, and if the converter is a buck, then the bus voltage can be 
used. This mode uses an externally supplied reference signal compared to the system variable 
through a Schmitt trigger hysteretic circuit to generate the gate switching signals. The hysteretic 
band around the reference signal is controlled by R41. 
4.4 External Reference PWM 
This mode is laid out on sheetll ofSK0041C. This is an open loop control mode that uses an 
externally supplied reference to generate the PWM signal via a TL494 (U18). R56 trims the 
references signal. R57 controls the frequency of the generated PWM, and R59 sets an upper limit 
on the PWM duty cycle. 
5. Gate Enable and Over-voltage Protection 
The gate drive must be enabled by and enabling circuit, and the over-voltage protection circuit. 
These signals are gated by CMOS AND gate U12 before passing to the gate drive Ul5. 
5.1 Enable 
The converter gate enable signal is chosen among three options: bypass, DSP, external, and inrush 
control enable. The selection is by JMP6 then is optically isolated before being logically gated 
with the over-voltage protection signal and the gate signals. The bypass jumper setting 
permanently enables the gate. 
5.2 Over-voltage Protection 
Because a boost converter is unstable at light loads, over-voltage protection is required to keep the 
bus voltage from running away while the inverter stage or an alternative load is not active. This 
situation typically occurs during start-up, where the front end would be active before the load. 
Alternatively, a ballast load is required on the de bus, usually in the form of a power resistor. This 
circuitry is shown on sheet 8 of SK0041, and consists of a Schmitt trigger hysteretic circuit. R34 
sets the threshold, and R37 controls the band around the threshold. When the bus voltage exceeds 
the high threshold band, the gate is disabled until the voltage falls below the low band. 
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Because of the potential for relatively high voltage (>200Vac) and high power(> lOOW) 
mechanical contactors are required to control the flow of power at the ac input of the front-end 
module. All 3 contactor control contacts can share a single power source via selection of JMP9. 
The connections of the main power contactor and inrush current control contactor can be seen in 
SK0068. Connections for the general contactor are left up to the user, based on usage. 
6.1 Main Contactor 
The main contactor is the primary power disconnect of the front-end module. The control board 
circuit is laid out on sheet 4 of SK0041. One of three sources can be chosen to actuate the main 
contactor through JMP3. The first is from a connection to a switch on the front panel of the 
module J6. The second is a signal from a connected DSP, and the third is from an alternative 
external source J15. Since all three possible sources are not necessarily of the same signal type, the 
chosen signal is buffered through a MIC4420 (U7). Because larger mechanical contactors usually 
have a 120Vac coil, a PCB relay (U8) is actuated by the signal buffer. The connection to the PCB 
relay can then be connected to the appropriate power source and the contactor coil. 
6.2 General Contactor 
For research purposes circuitry similar to that described in section 6.1 is included to actuate a spare 
or general contactor. This general contactor is signaled by either the DSP or an external signal 
through JMP2. Foreseeable uses of the general contactor include switching 'fault' resistors into the 
ac power lines to simulate a fault in the system, to study the response of the converter. 
6.3 Inrush Current Control 
Due to bus capacitance, a large inrush current can result when the main power is initially 
connected. To mitigate this, circuitry on sheet3 of SK0041 actuates a contactor to switch in extra 
resistance to the ac power lines, until the bus capacitance is appropriately charged. This circuit 
compares the conditioned bus voltage signal described in section 9.1.2 through an adjustable (R4) 
time delay with a reference threshold (R1) and hysteretic band (R5). When the rectified voltage 
has met the requirements then the inrush contactor is actuated, effectively switching out the added 
line resistance. 
7. DSP Interface 
The front-end module is designed to interface and operate with Modular Inverter DSP Daughter 
Board (SK0054). The control board can be configured to accept a direct gate drive signal from the 
DSP, or to filter the DSP PWM into an analog signal for use as a reference in the analog gate logic 
of section 4. 
7.1 DSP/External Interface 
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Circuitry shown on sheet 6 of SK0041_ C is the interface between the DSP and any given external 
source. Three generic digital IO points are provided, as well as analog signal from the external 
source to the DSP. The analog signal is voltage divided from a 0-10V range to a 0-3V range, then 
buffered with a op-amp follower (U1 0). 
7.2 Control Board/DSP Analog Interface 
Three generic analog reference signals to the DSP daughter board are shown on sheet 6 of SK0041. 
R105, 106 and 107 trim a 0-3.3V signal to the DSP on VBUS_LOW, T1_LOW, and T2_LOW 
shown on Sheet 2 of SK0054. These signals can be used to adjust DSP parameters without a 
change in DSP programming. 
7.3 Inverter Interface 
The DSP unit can communicate with the inverter stage via differential IO lines generated by a 
DS26L32AC (U20) and DS26LS31C (U19) shown on sheet 12. Four IO lines are from the Inverter 
to the front end. They are ENABLE, FAULT, RESET, and GENERIC. The functionality of these 
IO is up to the user to implement. A single IO line from the front-end to the inverter is also 
provided 
8. External Interface 
The external interface connection J15 was primarily designed to operate with a Matlab xPC Target 
system using a National Instruments 6025E data acquisition card. However, any external source or 
instrument can be used if the proper pinout (see section 11.1) is used. 
9. Signal Conditioning 
9.1 Voltage 
Both voltage measurements are accomplished using op-amp (TL082) gain to bring anticipated 
measurements into the desired range. The first stage brings the voltage to a 0-1 OV range for use by 
external xPC. A second stage divides the signal again by a third to a 0-3.3V range for use by the 
DSP. Both stages have clamping Zener diodes to guarantee the voltage range is not violated. In 
addition, a position for a filtering capacitor is provided at the input to the second stage. 
Note: Resistances can be changed for any range of input voltage. 
9.1.1 Vbus 
For a nominal ofVbus=400 the nominal output of stage 1 is 5V. Using standard resistor values: 
R80=R82=1M Q 
R79=R83=13k Q 
This yield a nominal output of 5 .2V and maximum input voltage of 7 69V for the 0-1 OV 
conditioned signal. 
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For a nominal ofVrec=285 the nominal output of stage 1 is 5V. using standard resistor values: 
R80=R82=1M Q 
R79=R83=18k Q 
This yield a nominal output of5.13V and maximum input voltage of555V for the 0-10V 
conditioned signal. 
9.2 Inductor Current 
The LA55-P current sensor has a 0-50A input range (U23). The output of this sensor is a current 
source at 111000 ofthe input. A burden resistor of 100Q (R90) is used to produce a voltage signal. 
The voltage signal is then amplified with adjustable gain set by R91. The measurement range can 
also be modified by increasing the number of turns through the sensors window. However, using 
12 AWG wire, 6 turns is the maximum. 
10. Setup and Testing 
The following are procedures for setting up and testing the control board (PB0041_C) and the 
complete front end shelf (SK0068). These procedures are not all inclusive; rather they establish a 
framework for future users to start with. All setup and test procedures are assuming a nominal bus 
voltage of 400V and 3-phase 208V input to the rectifier. 
10.1 Offline Control board 
This section includes procedures to test and setup the functionality of the control board alone 
(PB0041_C). All procedures are done offline (not connected as in SK0068). The only connections 
to the board should be power (J9, J1 0), and those outlined below. 
10.1.1 Power 
Connect power to J9 (see section 11.1 for pinout). LED's D13, D15 and D16 should light up. 
1 0.1.2 Contactors 
1 0.1.2.1 Inrush 
1. Switch Out resistors at Vbus>200V (200*(13000/1 000000)=2.6V=SO) 
2. Switch In resistors at Vbus<20V (200*(13000/1 000000)=.26V=SI) 
3. Connect signal generator to TP64 with square signal~ I Hz, 4Vp-p, 5V offset 
4. Connect Scope 
a. Ch1 TP64 
b. Ch2 R2-1 
c. Ch3 TP5 
5. Jumper JMP1 1-2 
6. Adjust R4 until ch2 crosses SO at desired delay (250ms) 
7. Adjust R1, R5 until desired SO and SI achieved (iterative) 
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5. Remove jumper on JMP3 
6. Jumper +5 to TP13 
7. D3 should be lit and Relay U8 closed 
1 0.1.2.3 Spare 
1. Remove jumper on JMP2 
2. Jumper +5 to TP9 
3. D2 should lit on and Relay U6 closed 
1 0.1.3 Bus High Indicator 
1. Jumper +IV (lV/.013= 76Vbus) to TP64 
2. Adjust Rl 02 threshold until D23 is lit 
1 0.1.4 Gate Drive Analog Control Modes 
1 0.1.4.1 Analog Reference PWM 
1. Jumper +5 to TP19 
2. Scope TP41 
3. Adjust frequency R57) to 1 Ok.Hz 
4. Adjust upper limit to ~35% R59 
5. Trim reference with R5 6 
10.1.4.2 Autonomous Closed-loop PWM 
1. Jumper +5 to post 2 on JMP8 
2. Scope TP38 
3. Adjust frequency (R49) to 10kHz 
4. Max Duty Cycle (R50) ~35% 
1 0.1.4.3 Hysteretic Control 
0000005 
1. Connect signal generator (sinusoid, 100Hz, 1 Vp-p, 2.5V offset) to post 2 of JMP8 
2. Connect +5 to TP19 
3. Scope TP35 (band) and TP34 (output) 
4. Adjust hysteretic band (R41) 
1 0.1.5 Over-voltage Protection 
1. Connect signal generator (sinusoid, 1OOHz, 1 Vp-p, 2.5V offset) to TP64 
2. Set threshold and band for hysteretic (R34, R3 7) 
a. Over voltage at 420 ( 420*(13000/1 000000)=5 .46V) 
b. Resume at 380 (380*(13000/1000000)=4.94V) 
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4. Power gate drive (PWR-B) 
5. Enable gate (JMP6 1-2) 
6. Use Reference or autonomous PWM circuit to generate pwm to Gate drive. 
7. Verify over-voltage protection (it is disabling gate) at TP 28. 
10.1.6 DSP interface 
0000005 
Testing of the analog functions of the board should be done and verified first before the eZDSP is 
used. The programming of the eZDSP board can be accomplished via the Matlab Simulink RTW 
toolbox, or manually via the code composer studio (see eZDSP TMS320F28121 DSP 
Daughterboard design document DD00009-000 for details) 
It is recommended that the control of the inrush current contactor and main power contactor stay a 
function of the analog control board. However, these function can be controlled by the eZDSP via 
a change in jumper (see section 11.2). 
10.2 Front End Commissioning 
It is assumed that all desired control board functions were setup, tested and verified by the user 
before the control board is integrated into the front end shelf unit (SK0068). 
WARNING, operate unit with great caution, nominal 
voltages are at dangerous levels. 
1 0.2.1 Contactor 
Connect system as indicated in SK0068, with exception of the connection power to inverter unit 
(use resistive load). 
1. Press main power button on front panel, and verify power and inrush current contactor 
operation. 
2. Make adjustments to delay (R4) and thresholds (R4,Rl) as needed. 
Figure 1 shows oscilloscope screen capture of a startup with inrush current control, the 
autonomous feedback control is used to drive the IGBT gate. Channel 1 is bus voltage measured 
directly from a differential scope probe, channel 2 is the conditioned bus voltage signal from TP64 
ofthe control board, channel 3 is the rectified voltage conditioned signal from TP58 and channe14 
is the conditioned inductor current signal on TP61. Note at time Osee when the inrush resistors are 
first switched out, the bus voltage overprotection disables the gate and the voltage drops until it 
reaches the turn on limit, then the system settles to the nominal set-point. 
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Figure 1. Startup with inrush current control. 
1 0.2.2 Signal Conditioning 
10.2.2.1 Bus Voltage 
Measure bus voltage with DVM and verify 0-1 OV bus voltage conditioned signal at TP 64 
(Vbus_signal~.Ol3*Vbus), and 0-3.3V signal at TP67. 
1 0.2.2.2 Rectified Voltage 
Measure rectified voltage with DVM and verify 0-1 OV rectified voltage conditioned signal at TP 
58 (Vrec_signal~.018*Vrec), and 0-3.3V signal at TP60. 
1 0.2.2.3 Inductor Current 
Operate system at rated load and adjust current signal gain (R91) until conditioned signal (TP61) is 
at desired level (~5V on 0-10V range). Verify signal on 0-3.3V output (TP63). 
1 0.2.3 Over-Voltage Protection 
Operate converter with a bus voltage set-point above the over-voltage limit set in section 1 0.1.5 and 
verify over-voltage operation. LED D11 should flicker as the IGBT gate is disabled and enabled. 
The frequency is dependent on the values of the energy storage elements ofthe converter. 
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11.1 Control Board (SK0041 rev C) Pin-out 
Connector Name Description 
J1 Vrec Rectified Voltage Measurement 
J2 Vbus Bus Voltage Measurement 
J3 Gate Converter Gate Drive 
Bus 
J4 High Bus Energized fron pannel indicator 
J5 Inrush Inrush contactor coil relay contacts 
Front 
Pannel 
Power 
J6 Switch Front Pannel Power Switch 
Main Power contactor coil relay 
J7 Main contacts 
J8 Spare Spare contactor coil relay contacts 
J9 Power A Main power board connection 
J10 PowerS Isolated gate drive power 
J11 CON10 Inverter stage communications 
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pin 
In/Out pin description 
In 
In 
out 
out 
out 
In 
out 
out 
in 
in 
out 
out 
in 
in 
in 
in 
in 
in 
in 
in 
1 + Vrec 
2 -Vrec 
1 + Vbus 
2 - Vbus 
1 +Gate drive 
Isolated ground 
2 (gnd b) 
1 Bus High signal 
2 Ground 
1 
2 
1 Switch in 
2 +15Va 
1 
2 
1 
2 
1 +15V 
2 Ground 
3 -15V 
4 +5V 
1 +15V 
Isolated ground 
2 (gnd b) 
1 Gin 
2 -Gin 
3 Gout 
4 -Gout 
5 -Enable 
6 Enable 
7 -Reset 
8 Reset 
9 Fault 
10 -Fault 
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J14 CON16 
CONN 
J12 34 
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Primary General I/O connection to 
OSP 
Secondary General 1/0 connection to 
OSP 
Low Voltage Analog Connection to 
OSP 
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in 
in 
in 
in 
in 
out 
in 
in 
in 
out 
i/o 
i/o 
i/o 
out 
out 
out 
out 
out 
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Inrush contactor 
1 control 
Main power 
2 contactor control 
General/Spare 
3 contactor control 
4 Enable Gate 
General from 
5 Inverter stage 
General to 
6 Inverter Stage 
Enable from 
7 Inverter 
Reset from 
8 Inverter 
Fault from 
9 Inverter 
Generic to 
external 
10 connector J 15 
11 no connection 
Generic to 
external 
12 connector J 15 
13-
15 no connection 
Generic to 
external 
16 connector J15 
17-
20 no connection 
1-5 no connection 
Gate control 
6 signal 
7-
16 no connection 
1 Vbus signal 
2 Analog Ground 
3 Vrec signal 
4 Analog Ground 
Inductor current 
5 signal 
6 Analog Ground 
general analog 
7 from external 
8 Analog Ground 
general analog 
from control 
9 board 
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J15 XPC 
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DSP Power Connection 
External (XPC) i/o connection 
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out 
out 
out 
out 
out 
out 
out 
out 
out 
out 
out 
In 
in 
in 
in 
in 
in 
in 
in 
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10 Analog Ground 
general analog 
from control 
11 board 
12 Analog Ground 
general analog 
from control 
13 board 
14-
34 Analog Ground 
1 +15V 
2 Analog Ground 
3 -15V 
4 Analog Ground 
5 +5V 
6 Digital Ground 
7 +5V 
8 Analog Ground 
9 +3.3V 
10 Digital Ground 
11 +3.3V 
12 Analog Ground 
13 Digital Ground 
14 Analog Ground 
1 Analog Ground 
2 Analog Ground 
3 Vbus signal 
4 Vrec signal 
Inductor current 
5 signal 
6-
19 no connection 
20 Analog reference 
General DSP 
21 analog signal 
22 no connection 
23 Analog Ground 
24 Digital Ground 
External Digital 
25 Control signal 
Inrush contactor 
26 control 
Main power 
27 contactor control 
GeneraliS pare 
28 contactor control 
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11.2 Control Board Jumpers 
I Jumper Sheet Description Pos 1-2 3-4 
On-board 
Source of analog 
JMP1 3 Inrush Control comparator DSP 
Spare 
Contactor 
JMP2 4 Control DSP External 
Main Power Front 
Contactor Panel 
JMP3 4 Control Switch DSP 
Digital Buffer Inverter 
JMP4 5 Input Staqe DSP 
Analog Filtered 
Reference Digital 
JMP5 5 Siqnal Source Buffer External 
JMP6 7 Gate Enable Bypass DSP 
in 
i/o 
i/o 
i/o 
Gate Drive Autonomous 
JMP7 7 Source External PWM 
Control 
Variable Bus Inductor 
JMP8 10 Selection Voltaqe Current 
Modular Inverter Front-End 
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29 Enable Gate 
Generic Digital io 
30 to DSP 
Generic Digital io 
31 to DSP 
Generic Digital io 
32 to DSP 
33 Digital Ground 
34-
50 no connection 
5-6 7-8 
External 
External 
External 
On-Board 
Inrush 
External Control 
Referenced 
Hysteretic PWM 
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11.3 Potentiometers 
Pot Sheet Value 
R1 3 10k 
R3 3 2M 
R4 3 100k 
R34 8 2k 
R37 8 2M 
R41 9 2M 
R45 10 5k 
R48 10 5k 
R49 10 10k 
R50 10 5k 
R56 11 5k 
R57 11 100k 
R59 11 5k 
R91 14 50k 
R102 15 2k 
11.4 Test Points 
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Function 
Threshold value of schmitt trigger comparator inrush current 
contactor 
band for schmitt trigger comparator inrush current contactor 
Time delay of inrush contactor 
nominal value for schmitt trigger comparator for bus over-voltage 
protection 
band forschmitt trigger comparator for bus over-voltage 
protection 
band for schmitt trigger comparator of hysteretic gate control 
mode 
PI gain for autonomous pwm gate drive control mode 
Bus Voltage set-point for autonomous pwm gate drive control 
mode 
Frequency of PWM in autonomous PWM gate drive control 
mode 
Duty cycle upper limit for autonomous PWM gate drive control 
mode 
Reference trim for external reference PWM gate drive control 
mode 
Frequency of PWM in external reference PWM gate drive control 
mode 
Duty cycle upper limit for external reference PWM gate drive 
control mode 
Gain for inductor current sensor 
Threshold for front panel bus high indicator 
DD00005 
Test 
Point# Sheet 
1 3 
2 3 " 
3 3 
4 3 
5 3 
6 3 
7 3 
8 4 
9 4 
10 4 
11 4 
Modular Inverter Front-End 
Description 
Threshold voltage of schmitt trigger 
comparator for inrush current control 
Onboard analog inrush contactor 
signal 
voltage band of schmitt trigger 
comparator for inrush current control 
Input to inrush contactor driver 
Output of inrush contactor driver 
Inrush Relay contact 1 
Inrush Relay contact 2 
Spare Relay contact 1 
Input to spare contactor driver 
Output of spare contactor driver 
Spare Relay contact 2 
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12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
46 
47 
48 
49 
50 
51 
52 
53 
54 
55 
56 
57 
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4 
4 
4 
4 
5 
5 
5 
6 
6 
6 
7 
7 
7 
7 
7 
7 
7 
7 
8 
8 
8 
9 
9 
10 
10 
10 
10 
10 
11 
11 
11 
12 
12 
12 
12 
12 
13 
13 
13 
13 
13 
13 
13 
13 
13 
Main power Relay contact 1 
Input to main power contactor driver 
Output of main power contactor driver 
Main power Relay contact 2 
Input to digital gate buffer 
Output of digital gate buffer 
Analog reference signal 
Generic Digital 10 1 
Generic DigitaiiO 2 
Generic Digital 10 3 
Overvoltage opto-isolator output 
Overvoltage I Enable And gate output 
Gate enable opto-isolator input 
Gate enable opto-isolator output 
Gate driver input 
Gate driver output 
Gate drive opto-isolator input 
Gate drive opto-isolator output 
Threshold voltage of schmitt trigger 
comparator for overvoltage protection 
Overvoltage output signal 
Voltage band of schmitt trigger 
comparator for overvoltage protection 
Hysteretic gate signal 
Hysteretic band 
Control signal divider 
Reference voltage 
Autonomous gate signal 
Upper duty cycle limit 
PI voltage 
Reference gate signal 
reference trim 
Upper duty cycle limit 
To inverter generic output 
From inverter generic input 
From inverter reset input 
From inverter fault input 
From inverter enable input 
+15V source A 
+15V source 8 
Ground source A 
Ground source 8 
+5V source A 
+3.3V regulator output 
-15V Source A 
+ 15V analog power 
Analog ground 
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58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
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14 Vrec siqnal (0-1 OV) 
14 Vrec +input 
14 Vrec siqnal (0-3.3V) 
14 Amplified current signal (0-1 OV) 
14 Current sensor output 
14 Amplified current siqnal (0-3.3V) 
15 Vbus siqnal (0-10V) 
15 Vbus +input 
15 Vbus- input 
15 Vbus siqnal (0-3.3V) 
15 Bus high threshold (on 0-10V range) 
DD00005 
11.5 DSP Interface Connections and Simulink Blocks 
Function SK0041C 
() () 
0 0 
:::J :::J 
:::J ::9. :::J 
CD :::J CD 
0 0 ,...... ,...... 
0 0 
..., ..., 
Inrush contactor 
Control J13 1 J1 
Main Contactor 
Control J13 2 J1 
General Contactor 
Control J13 3 J1 
Gate Enable J13 4 J1 
Inverter stage 
generic 
communication in J13 5 J1 
Inverter stage 
generic 
communication out J13 6 J1 
Inverter stage 
enable J13 7 J1 
Inverter stage reset J13 8 J1 
Inverter stage fault J13 9 J1 
External Generic 
Communication 1 J13 10 J1 
External Generic 
Communication 2 J13 12 J1 
External Generic 
Communication 3 J13 16 J1 
Modular Inverter Front-End 
SK0054 ezDSP 
() 0 
c._ 0 CD c :::J C/J 
-u 3 :::J -u 0 s· 
-o CD ::;- ::::!. 
-o CD 0 ,...... ,...... 
..., 0 ()" 
..., :::J 
SPI_SDI I 
1 JP2 2-3 P8 23 SPISIMOA 
SPI_SDO I 
2 JP1 2-3 P8 24 SPISOMOA 
SPI_SCKI 
3 JP4 2-3 P8 25 SPICLKA 
SPI_SS_1 I 
4 JP5 2-3 P8 26 SPISTEA 
5 P4 2 XINT21ADCSOC 
6 P8 5XINT1 niXBIOn 
7 P8 6CAP11QEP1 
8 P8 7CAP21QEP2 
9 P8 8 CAP31QEP11 
10 P8 9PWM1 
12 P8 11 PWM3 
16 P8 15 T1PWM/TICMP 
Page 19 of 21 
Simulink Embedded 
Target for Tl C2000 
DSP 
OJ 0 OJ 0 ;::::;.: 
0 s: 
"' 
c 
X 
C28x GPIO DO GIOF 0 
C28xGPIO DO GIOF 1 
C28x GPIO DO GIOF 2 
C28x GPIO DO GIOF 3 
C28xGPIO DO GIOE 1 
C28x GPIO DO GIOE 0 
C28x GPIO DO GIOA 8 
C28x GPIO DO GIOA 9 
C28x GPIO DO GIOA 10 
C28x GPIO DO GIOA 
C28xGPIO DO GIOA 
C28x GPIO DO GIOA 
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Gate Drive Control J14 6 
Vbus Signal J12 1 
Vrec Signal J12 3 
Inductor Current J12 5 
External Analog J12 7 
Generic Analog 
(R105) J12 9 
Generic Analog 
(R106) J12 11 
Generic Analog 
'R107) J12 13 
Modular Inverter Front-End 
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J5 6 P8 30 PWM7 
J11 1 P9 2ADCINAO 
J11 3 P9 4ADCINA1 
J11 5 P9 6ADCINA2 
J11 7 P9 8ADCINA3 
J11 9 P9 10 ADCINA4 
J11 11 P9 12 ADCINA5 
J11 13 P9 14 ADCINA6 
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C28xPWM or Output1 
C28x GPIO DO or GPIOB 
C28xADC ADCINAO 
C28xADC ADCINA1 
C28xADC ADCINA2 
C28xADC ADCINA3 
C28xADC ADCINA4 
C28xADC ADCINA5 
C28xADC ADCINA6 
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11.6 Picture of Front-End Shelf 
A Three Phase Rectifier w/ Heat sink 
B IGBT w/ Heat sink 
c Fuse Block 
D Inductor 
E Positive Bus Bar 
F Negative Bus Bar 
G Bus Capacitor 
H Main Power Contactor 
I Inrush Current Control Contactor 
J Inrush Current Control Resistors 
Modular Inverter Front-End 
K Main Power Push Button 
L Emergency Stop 
M eZdsp Board TMS320F2812 
N DSP Daughter Board PB0054 rev A 
0 Front-End Control Board PB0041 rev C 
p XPC/External interface 
Q 120Vac power 
R eZdsp parallel port programming interface 
s Inverter/Front-end SPI Buss interface 
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The control board for the modular inverter provides an interface between the power stage, the 
front-end and the main control circuit (daughterboard). Analog information together with status 
information is collected from the power stage and the front-end and is conditioned and made 
available to the main control circuit (i.e., the daughterboard). The switching signals are routed to 
the power stage. Additionally, interfaces for ISP peripherals, keypad, encoder and hall sensors are 
available. 
1.1 Scope 
The control board is intended to be used as part of the modular inverter, together with the power 
stage. Front-end is optional since an external de source can be used. Primary use is for research. 
Most of the functionality is available when the CPLD is properly programmed. The fmal user is 
responsible for correctly programming the CPLD. 
1.2 References 
Schematic: SK0038 rev 2 
Layout: PB003 8 rev B 
Specification document: SD0004, Modular Inverter System Specification 
Front-end: SK0041 and PB0041 
Power stage: SK0031 and PB0031 
Analog PWM daughterboard: SK0048 and PB0048 
DSP daughterboard: SK0054 and PB0054 
1.3 Known Issues 
There are no ground test points near the analog signal processing blocks. 
The resistors specified in the schematic for the unipolar analog blocks, where the signal is reduced 
to 3 V (voltage divider before the ouput buffer) are wrong. Resistor values of 23.2k and 1 Ok should 
work. 
The bus current signal from the Inverter Board is never routed from the connector. If required, it 
can be made available by cutting a trace (signal B 1 from Jl7 pin 6 is recommended) and then 
connecting the signal (pin 13 from Jl6) to it. Notice that this signal was not present in the original 
specification document for the modular inverter. 
2. Main Board 
2.1 Power Stage Interface 
Modular Inverter Control Board 
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The interface to the power stage is made through connectors J7 (digital signals) and J 16 (analog 
signals). For details on the signals refer to the modular inverter system specification document. 
Analog signals can be in the range ± 15 V, but the used range is only ± 1 0 V. Digital signals are 
differential in the range 0 to 5 V. 
Ifthe digital cable is not connected the FAULT signal defaults to active (faulted). The CPLD 
implementation must always make use of this signal to send switching signals to the power stage. 
2.2 Interface Logic 
2.2.1 CPLD 
A CPLD is used mainly as a multiplexer to route digital signals between the interfaces, the 
daughterboard, the front end and the power stage. Pins intended to interface to the daughterboard 
are mostly generic 1/0 although some pins on the CPLD are optimized for particular applications 
(global set/reset and global clocks). 
Since the modular inverter is intended primarily as a research tool, the final user is responsible for 
programming the CPLD to guarantee proper operation. A generic CPLD template is available as 
SW0022. 
A JTAG interface (J19) is available for in-circuit programming. 
2.2.2 Microcontroller 
The microcontroller is primarily intended to communicate with the keypad and additional SPI 
devices. Extra pins are routed to the CPLD for flexibility, with some pins routed via jumpers (JP3, 
JP4) to make almost all the functionality of the microcontroller available. 
The microcontroller clock is 10 MHz, the maximum for the 3.3 V part. The device has to be 
correctly configured for the oscillator and the logic voltage (the device has an under-voltage 
lockout function). 
An lCD (in-circuit debugger) and ICP (in-circuit programmer) interface is available (J22). 
2.3 Analog Signal Conditioning 
The analog signals from the power stage and the generic analog connector are conditioned into ±1 0 
V and 0-3 V levels for generic use (high voltage) and DSP specific (low voltage), respectively. 
Each analog signal goes through a conditioning block. Clamp and offset voltages are created with 
zener diodes and a precision voltage reference, respectively. Depending on the signal, a bipolar or 
unipolar conditioning block is used for bipolar signals (e.g. currents) or unipolar signals (e.g. 
temperature, voltages) to make optimal use ofthe input range ofthe DSP's AIDs. Bipolar signal 
range is ±10 V, unipolar range is 0 to 10 V. 
Within the signal conditioning block, a jumper allows the selection of filtering or no filtering. 
Filtering is done by a second-order low-pass filter, whose cut-off frequency can be changed by 
changing components (see the schematic for details). 
It was a design choice not to implement integration of channels (e.g. flux estimation) because it is 
not compatible with unipolar blocks. Any additional analog processing is intended to be done in the 
daughterboard implementation. 
Modular Inverter Control Board 
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This section translates between differential signals and TTL compatible signals. Both signals are in 
the range ofO to 5 V. The FAULT signal defaults to active (faulted) ifthe digital cable is not 
connected. 
2.5 Encoder and Hall Sensor Interface 
The encoder interface consists of differential and TTL inputs (selected via jumper JP1) and encoder 
retransmit (differential only). The hall-effect sensor interface has both differential and TTL inputs 
(selected via jumper JP2) but no retransmit. All signals are in the range 0 to 5 V. 
The encoder retransmit signals are routed first to the CPLD to provide any required processing 
(e.g., to convert from quadrature signals to direction + clock). The final user is responsible for 
making sure that the CPLD is correctly configured to use the encoder retransmit. 
The TTL inputs have pull-up resistors (1 0 k) and are routed through Schmitt-trigger inverters to 
allow slow transitions of the input voltage. 
The encoder input connector ( J 6) has power ( 5 V, pin 1 0) and ground (pin 11) available to power 
an encoder. 
2.6 Front-End Interface 
The front-end interface reroutes the enable, fault, and reset signals of the power stage to the front-
end. Additionally, generic digital input and output signals are provided (signal level between 0 and 
5 V). Analog interfacing can be done via the generic analog connector. 
2. 7 SPI Bus Interface 
Provides a SPI clock, data in, data out and enable signals for a generic SPI peripheral. Uses 
differential signaling (0 to 5 V). 
SPI devices must be configured as slaves, since the microcontroller is setup as a master. The SPI 
bus connects the external SPI interface, the keypad interface and the daughterboard SPI interface to 
the microcontroller. 
2.8 Keypad Interface 
An interface for a Baldor keypad (smart motor keypad) is provided. Communication is done via the 
microcontroller, which is configured as a master. A basic communication template for the keypad 
is available (SW0020). Interface signaling is TTL compatible. 
2.9 Enable Signals 
Each inverter phase can be disabled via dip switch SW 1. Additionally, a master enable signal is 
available, intended to be controlled by a panel-mount switch. 
The functionality ofthese signals must be programmed into the CPLD. 
Modular Inverter Control Board 
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3. Daughter Board Interface 
3.1 Physical Layout 
Daughter boards are intended to be about 5 inches wide and at least 9 inches long. The length can 
be extended, but no extra mounting holes are provided on the control board for mechanical support. 
It is not recommended to extend the width of the daughterboard. 
Mounting holes are available every 4 inches in a 4x8 inch section. 
With respect to the front of the control board (the edge that has the front panel connectors), the 
relative position of the daughterboard connectors is as follows (in mils): 
1. The left bottom mounting hole is defined to be at (0,0) 
2. Power connector pin 1 is at (1200,0) 
3. Low voltage analog connector pin 1 is at (21 00,400) 
4. High voltage analog connector pin 1 is at ( 4900,900) 
5. Primary general 1/0 connector pin 1 is at (4600,3700) 
6. Secondary general I/0 connector pin 1 is at ( 1800,3 700) 
3.2 Digital Interface 
Generic digital signals are available in two connectors, J2 and J5. The primary connector J2 has 
generic clock, and set/reset signal capabilities, but they can still be used as generic 1/0. There is no 
particular defmition of signals. Routing must be programmed within the CPLD. 
3.3 Analog Interface 
The processed analog signals are available in low voltage (J15, 0-3 V intended for the DSP 
daughterboard) and high voltage (J18, ± 1 0 V for generic use). All analog signals (i.e., power stage 
and generic ones) are available. 
3.4 Power 
+15 v 
-15 v 
5V 
3.3 v 
All power levels (±15 V, 5 V and 3.3 V) are available to the daughter board. Digital and analog 
grounds are available. The 3.3 V source is a T0-220 regulator fed from the 5 V source (1 A max). 
Refer to Table 1 for maximum power available to the daughterboard. 
Table 1. Daughterboard design power with Kyosan KVL40-02 power supply ( 40 W) 
Control Board (typical) Daughterboard (max) 
lOW 20W 
2.2W 2.2W 
6 W (includes 3.3 V power) 9 W (including 3.3 V power) 
1.7 w 1. 7 W (independent of power 
supply rating) 
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The analog PWM daughterboard is one of the control modules for the modular inverter. It provides 
four sine-triangle PWM channels with pulse-by-pulse over-current protection. The triangular 
waveform is obtained from a discrete IC to have better stability and linearity. 
1.1 Scope 
The analog PWM daughterboard is intended to be used as part of the modular inverter, together 
with the control board. Primary use is for research. 
The over-current functionality is only available when the control board CPLD is programmed to 
synchronize the over-current signal with the PWM clock. The signal cannot be used directly to 
disable transistors. 
1.2 References 
Schematic: SK0048 rev I 
Layout: PB0048 rev A 
Control board: SK003 8 and PB003 8 
CPLD software for Control Board: SW0018 
1.3 Known Issues 
The over-current protection circuits are active high, must be active low for the wired-OR 
configuration to work. Just reverse all the input signals (not the positive feedback) to the 
comparators (U1, U3, U4 and U5) by cutting traces and reconnecting. 
2. Interface 
2.1 Power 
The analog PWM daughterboard requires ±15 V, ±12 V, 5 V and 3.3 V. The ±12 V supply is used 
by the triangle waveform generator and is created from the ± 15 V supply using zener diodes. The 
logic voltage is either 5 V or 3.3 V, selected via jumper JPl. 
2.2 Analog Signals 
The daughterboard uses the high voltage analog connector. The signals used are the currents (pins 
1, 3, 5 and 7) and the modulating signals (pins 23, 25, 27 and 29). The current signals must be 
preferentially unfiltered for the pulse-by-pulse over-current protection to work properly. All signals 
can be up to ±15 V, but the range used is ±10 V (the carrier is set for this last range). 
2.3 Digital Signals 
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Only the primary digital connector is used. The PWM signals are available on pins 1-4, the over-
current signal on pin 5 and the PWM clock on pin 6. All digital signals can be in the range of 0 to 5 
v. 
3. Timing 
3.1 Triangle waveform 
An LM565 (phase lock loop IC) is used as the triangle waveform source. The IC requires ±12 V 
which is made available from Zener regulators. The frequency of oscillation is adjustable via an 
external panel-mounted pot (20 k) and a timing capacitor (selected via jumper J5). The frequency is 
adjustable from 200 Hz up to 100 kHz. (A particular capacitor setting allows a change in frequency 
of roughly one decade.) 
The stability of the frequency and the linearity of the waveform were significantly better than a 
discrete implementation of a triangle waveform oscillator. 
The signal on the LM565 has a de offset, so the signal is buffered and then AC coupled to an 
amplifier stage to set the amplitude of the triangle to ±10 V. 
3.2 PWM Clock 
The LM565 IC also provides a clock signal synchronized with the triangle waveform (pin 4), but 
has zero de offset. A comparator is used to make the signal TTL compatible. Resistors R54 and 
R56 are typically not required. 
4. PWM Channels 
The implemented PWM is sine-triangle PWM. The PWM signals are obtained by comparing the 
(buffered) modulating signals with the triangle waveform. Small positive feedback is used to avoid 
false pulses at the output of the comparator. Signal level is 0 to 5 V or 0 to 3.3 V, depending on the 
selected voltage. 
5. Over-current Protection 
Pulse-by-pulse over-current protection is implemented in a per-channel basis, but with only a single 
over-current signal (flag) available. The over-current signal is intended to directly control the 
enable of the power stage, after synchronizing it with the PWM clock (this is done in the control 
board CPLD). 
The current signal is rectified (the diode drop is not critical since only the peak of the current 
waveform is of interest) and compared to an adjustable trip voltage. The current signal goes first 
through a first order passive low pass filter, and then fed to both positive and negative half-wave 
rectifiers. The resulting signals are then fed to the positive and negative pins of the comparator. The 
trip voltage is fed to the negative pin and the positive is connected to an additional balancing 
resistor network, with a pot (R8, Rl6, R29 and R37). The potentiometer must be adjusted to ensure 
symmetric over-current detection (i.e., adjust until the over-current signal is active at the same level 
on both the positive and negative cycle). 
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All the over-current channels are in a wired-OR configuration to create the over-current signal the 
goes to the control board. This signal cannot be used directly to control the ENABLE of the power 
stage, since it is not synchronized to the PWM clock. 
Within the control board CPLD, aD type flip-flop must be used with a 1 on the input, the PWM 
clock as the clock input and the over-current signal connected to the asynchronous clear. The 
output of the flip-flop directly controls the enable. This disables the gates as long as the over-
current condition is present, but only allows the gates to be enabled in synch with the PWM clock, 
i.e., the gates can only be enabled every PWM cycle. 
6. Control Board CPLD 
The software for the control board CPLD can be found in the Power Design Archives under 
Software as SW0018. 
Analog_ PWM Daughterboard 
Page 5 of 5 
Status : Issued 
Printed 4/24/2006: 7:15:07 PM 
Copyright © University of Illinois 2005 
Grainger Center for Electric Machinery and Electromechanics 
Department of Electrical and Computer Engineering 
University of Illinois at Urbana-Champaign 
1406 W. Green St. 
Urbana, IL 61801 
Design Document 
eZDSP TMS320F2812 DSP Daughterboard 
Reference: 0000009 
Issue: 000 
Status: Issued 
Author: J. Wells I Z. Sorchini 
Principal Investigator: Jonathan Kimball 
Created: July 5, 2005 
\\ece-powernts2\ece power design archives\documents\design documents\dd00009-000 ezdsp tms320f2812 dsp 
daughterboard.doc 
Abstract: 
This document briefly describes the functionality and characteristics of the eZDSP TMS320F2812 
DSP daughter board. Additionally, several useful documents are referenced which can aid the new 
user in understanding how to make the most of the available functionality. 
The information contained in this Document and the Appendices may not be copied, reproduced , distributed or stored in a retrieval 
system without the prior express written permission of the author. 
Copyright © Board of Trustees of the University of Illinois 2005. All Rights Reserved 
eZDSP TMS320F2812 DSP Daughterboard 
Design Document Issue ooo 0000009 
D tR . . H" t ocumen evtston IS ory 
Issue Date Comments 
000 3/8/2006 Initial release. 
Contents 
1. Introduction ......................................................................................................... 3 
1.1 Scope .................... ........................ .. .. ... ............ ... .... ...... ......................................................... 3 
1.2 References ..... .. ................ ......................... ... .. ........ .. ... ... ............. .. ......................................... 3 
1.3 Known Issues/Suggested Revisions ........................................ .............................................. 3 
2. Interface .............................................................................................................. 4 
2.1 Control Board Interface .. ..... .... .......... .. .................. .......... ..... ... ... .. ... ... ..... ... ... ... .... .... .... ........ .. 4 
2.1 .1 Power ................................................................................................................................ 4 
2.1 .2 Analog Signals .................................................................................................................. 4 
2.1.3 Digital Signals .................................................................... .. ............. ... ... .. .. ............. ......... 4 
2.2 Daughterboard External Connectors ................ ..................................................................... 4 
2.2.1 Communications ........ ................................ .. ... ....... ........................................................... 4 
2.2.2 Filtered Analog Outputs .................................................................................................... 4 
2.2.3 Digital I/O .......................................................................................................................... 4 
eZDSP TMS320F2812 DSP Daughterboard 
· · Page 2 of 4 
Status : Issued 
Printed 4/24/2006: 7:16:01 PM 
Copyright © University of Illinois 2005 
--------- --------------- - - - -------- ----- - - -------------
Design Document 
eZDSP TMS320F2812 DSP Daughterboard 
Issue 000 0000009 
1. Introduction 
The eZDSP TMS320F2812 DSP daughterboard is one of the control modules for the modular 
inverter. The board provides peripheral circuitry needed to take advantage of many of the 
functionalities of the TMS320F2812 core. Extensive information regarding the capabilities of the 
DSP core can be found at: 
http://focus.ti.com/docs/prod/folders/print/tms320f2812.html 
1.1 Scope 
The eZDSP TMS320F2812 DSP daughterboard is primarily intended to be used as part of the 
modular inverter, together with the control board. Primary use is for research. It should be noted 
that the board can be used as a stand alone board to develop code for the DSP as well. 
1.2 References 
Schematic: SK0048 
Layout: PB0048 
Control board: SK003 8 and PB003 8 
CPLD software for Control Board: SW0026 
Guide to Programming the eZDSP TMS320F2812 DSP through Matlab: TU00003 
1.3 Known Issues/Suggested Revisions 
• 1 0 Pin serial headers (113 , J 14) should be fixed such that the pin connections match 
correctly with a standard serial connector. 
• Resistor R2 should be changed to 4 70 ohms to provide ample current to drive the LED 
bank. 
• Matlab does not appear to support pin level input/output configuration. It appears that such 
configuration is done at the port level. As such, when using Matlab, only the input switches 
(SW 1) or the output LEDs (D 1) can be used at a given time. 
• The next revision of the board should improve the label layout on the physical board for 
easier reading. 
• The physical position of connectors 117 and 118 should be swapped in a future revision. 
• A possible addition to the next revision would be to include an improved 16 bit AID chip 
as detailed in: 
http://focus.ti.com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=slaal 
67. 
• A possible addition to the next revision would be to include an actual D/ A chip which 
could be operated using the SPI bus of the DSP. See Application Note: 
http://focus.ti .com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=slaa1 
76. 
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2. Interface 
2.1 Control Board Interface 
2.1.1 Power 
The eZDSP TMS320F2812 DSP Daughterboard requires ±15 V, 5 V and 3.3 Vas supplied by the 
Control Board referenced in SK0038. If desired, the board can be run as a stand alone device by 
powering the eZDSP using the 5 V power supply provided by Spectrum Digital 
(www.spectrumdigital.com) 
2.1.2 Analog Signals 
The daughterboard uses the low voltage analog connector. DO NOT connect analog signals outside 
the 0-3 V range as this may cause damage to the DSP core. All analog signals are passed through a 
first order low pass filter. Note that the cutoff frequency was intended to be chosen by the user and 
may vary from board to board. 
2.1.3 · Digital Signals 
Both the primary digital and secondary digital connectors are used to route signals to the control 
board. All digital signals are TTL compatible 3.3 V CMOS and are NOT 5 V tolerant. 
2.2 Daughterboard External Connectors 
2.2.1 Communications 
SCI communications are available through connectors 113 and 114. SPI communications are 
available through connector 113. A CAN interface is available through connector 16. An RS-232 
(serial port) communication channel is available through connector 17. 
2.2.2 Filtered Analog Outputs 
Four PWM channels (PWM1, PWM3, PWM5 and T1PWM/T1CMP) are available to be used as 
D/ A converters. The PWM signals are filtered with 4th -order low pass filters (Sail en Key 
implementation). Each channel can be connected to the filter with a dedicated jumper such that, if 
required, the digital PWM signals can be used directly. The analog signals are available in 
connectors 115-118. The signal range is ±1 0 V. 
2.2.3 Digital 1/0 
A generic digital input DIP switch (SW1) is available with 8 lines. Three toggle switches (S 1-S3) 
are available, which can also be controlled with an external switch (18-11 0). Eight digital outputs 
are available visually on LEDs (D 1 ). Refer to SK0048 for the specific DSP pins connected to each 
digital line. Assume all signals are in the 0 to 3.3 V range. 
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The power stage module is the output stage I inverter of the modular inverter. It applies the gate 
signals generated by the control stage to power electronics switches, handles hardware 
implemented faults and measures and conditions analog signals necessary for the control of the 
drive. It communicates with the control board, and takes the de power from either the front end 
module or from an external de power supply. 
1.1 Scope 
The power stage module of the modular inverter consists of four phase legs that can be controlled 
independently and configured with either IGBTs or MOSFETs. To control the gate drives 
corresponding to each switch, a CPLD is programmed with dead-time logic for each phase leg and 
with a fault-logic to stop the switching action in case of a fault. Various analog signals necessary 
for motor control and monitoring the drive operation are measured on the board, conditioned and 
fed back to the control stage. The power stage communicates exclusively with the control stage 
with analog and digital signals. 
This document describes the power stage module and will give detailed information about each of 
the sub-modules on the board, the communication with the control board and the input power 
requirements. Also, the various configurations with IGBTs and MOSFETs as well as the various 
voltage and current ranges possible are discussed. 
1.2 Definitions 
1.3 References 
Schematic: SK0031 rev 4 
Layout: PB0031 rev D 
Mechanical design: PJ0019, DR0016 (PCB mechanical outline) 
CPLD program: SW0012, Inv_Logic_v3 
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The control signals (logic level) for the four phase-legs of the inverter arrive from the control board 
via a defined interface. A CPLD conditions those signals, applies a lockout mechanism and dead 
time, and sends the gate signals to the appropriate gate drives. The gate drives create gates signal 
from the logic-level signals that can drive the individual MOSFETs or the IGBTs. 
The power stage can be configured in three different ways to accommodate the needs of the users. 
The configurations are given in Table I. The low-voltage high current (1 OOV, 40ARMs) 
configuration and the high-voltage low-current ( 400V, 1 OARMs) configuration use MOSFETs, and 
the high-voltage high-current ( 400V, 40ARMs) configuration uses IGBTs. 
The phase outputs of the power electronics devices are routed through current sensors in order to 
measure each phase current. In addition, all phase voltages are measured, as well as the bus 
voltage. The bus current is calculated as the sum of the four phase currents. Two temperature 
measurement circuits are included on the board, but are not used for any specific tasks. All those 
signals are fed back to the control board via a defmed interface. Minimum filtering is applied to 
those signals. 
Overcurrent and overvoltage detection circuits are used in order to detect overcurrents in the four 
phases or an overvoltage in the de bus voltage. Together with the fault signals created by the gate 
drive chips in case of a gate drive fault, these faults are fed back to CPLD, which in-tum disables 
all gate drives and communicates a fault to the control board. This state can only be reset by a 
RESET command from the control board, or the built-in reset-button from the power stage. 
A general comment about the operation amplifiers used in the power stage module is necessary at 
this point. Since the voltage and current measurements are measuring the actual waveform of the 
signal and not an average or rms value, fast devices that can adequately represent the switching 
waveforms need to be used. The operational amplifiers chosen are the TL£2082 (dual opamp) and 
the TL£2084 (quad opamp ), which have a three times higher slew rate and twice the bandwidth of 
a conventional TL082. 
2.2 Power Electronics Devices and Power Connections 
As was mentioned previously, the board can be configured to work with IGBTs or MOSFETs. The 
setup of the two different possibilities is described in this Section. The main difference is that the 
IGBTs cannot be mounted on the PCB, meaning that the power path of the de bus is removed from 
the board (the IGBTs are connected with bus bars). However, the MOSFETs are mounted on the 
PCB, meaning that the main power path of the de bus is actually on the board. 
Table I. Inverter Power Stage Configurations 
Max. de bus voltage Rated RMS current PE Devices 
100 V 40 A 
400 V 10 A 
400 V 40 A 
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The two electrolytic de bus capacitors C161 and C162 (1200 J.LF, 450 Vdc, Part# ECE-
T2WP122FA from Panasonic-ECG) are mounted on the board for both IGBTs and MOSFETs due 
to simplicity. However, in order to avoid de bus loops on the PCB when IGBTs are used, the 
positive de bus copper plane (TOP plane at the top of the layout) was split. This way, the two 
electrolytic capacitors can be connected to the de bus without creating any de bus loop on the PCB. 
All wires to and from the PCB board are intended to be connected through soldering holes, which 
are large enough to support 14 gauge wires for the power connections, and 20 gauge wires for the 
gate drive connections, where applicable. For both configurations, the phase output wires need to 
be connected to 128, 129, and 130 for Phase A, to 134, 135, and 136 for Phase B, to 140, 141, and 
142 for Phase C, and to 146, 147, and 148 for Phase D. Three wires in parallel support at least a 
current of about 60 ARMs continuously, which is large enough for the capabilities of the inverter. 
2.2.1 MOSFET-Version 
Any MOSFETs can be used that fit a T0-274AA (Super-247) package. The MOSFETs are 
clamped to the heatsinks, so no mounting holes need to be provided. The MOSFETs that are 
intended to be used are IRFPS3 815 for a low-voltage high-current configuration (1 00 V de, 40 ARMs) 
ofthe inverter, and IRFPS40N50L for a high-voltage low-current configuration (400 Vdc, 10 ARMs). 
In the MOSFET configuration, the positive de bus input can be connected either to 113, 114, and 
115 (next to C162) or to 116, 117, and 118 (next to C161). Do not connect to both sets at the same 
time to avoid loops. Analog, the negative de bus input can be connected either to 119, 120, and 121, 
or to 1122, 123, and 124. In addition, the split in the positive de bus needs to be short-circuited by 
using 14-gauge wire bridges from 162 to 163, 164 to 165, 166 to 167, and 168 to 169. 
In the gate drive section of each MOSFET, jumper wires are necessary in order to connect the 
MOSFET correctly to the gate drive. For example, for the Phase A high-side MOSFET (Ql), 
jumper connections need to be made on component 13 from each bottom hole to the corresponding 
hole on the top, using 20 gauge wire, as shown in Fig. 1 a. The same connections need to be made 
at the components 14 through 110. 
Additional capacitors (Cl57, C158, Cl59, and C160) need to be mounted close to each pair of 
MOSFETs in order to improve the switching performance. The capacitors are film capacitors, 
0.56 J.LF, rated for 630 Vdc (Cornell Dubilier, Part# DME6P56K). 
.0 ,0 ,0 to IGBT collector .. , 0 ., 0 0 to IGBT to IGBT ' 
.' gate 
' ' ' • • • 
• • • 
' ' ' 
''E) ''E) ''E) 
' ", ' '.emitter .. 
' 
• 
'E) 'E) 0 
C/D E/S Gate C/D E/S Gate 
---· AWG 20 wire ---· AWG 20 wire 
a) MOSFET b) IGBT 
Fig. 1. Gate drive jumper connection diagram. 
Modul~r Inverter Power Stage 
Page 6 of 29 
Status : Issued 
Printed 4/24/2006: 7:17:10 PM 
Copyright© University of Illinois 2005 
,' 
Design Document 
2.2.2 IGBT-Version 
Modular Inverter Power Stage 
Issue 000 0000010 
The IGBTs used are Eupec's BSM100GB60DLC, a 600 Vde single-phase IGBT bridge rated for 
100 ARMs· The four modules required for the inverter are mounted to the heats inks. The de bus is 
connected to the IGBTs via bus bars, meaning that the main power does not need to be connected 
to the power stage PCB. However, the two electrolytic capacitors need to be wired to the de bus. 
For C 161, the positive de bus needs to be wired to J16, J17 or J18 (one single 14 gauge wire is 
sufficient), and the negative de bus to J22, J23, or J24. Similar, for C162, the positive de bus needs 
to be connected to J13, J14, or J 15, and the negative de bus to J19, J20, or J21. 
An additional capacitor (2 J..lF 1000 Vde, Cornell Dubilier, Part# SCD205K102A3Z25) is mounted 
directly on each IGBT module. Therefore, the components C157 to C160 are left empty. Also, the 
positive de bus on the left and on the right side of the board is not connected together to avoid 
loops. 
The gate drives are connected to the IGBTs using 20 gauge wires as shown in Fig. 1 b. The IGBT 
modules have separate pins for gate and emitter connections. The collector wire needs to be 
connected to the positive de bus for the high-side IGBTs in each phase-leg, and to the individual 
phase output for the low-side IGBTs. The connections should be as short as possible to 'minimize 
the inductance. The three holes on the top of each jumper shall be left unconnected. 
The phase output of each IGBT module needs to be wired back to the PCB board for current and 
voltage measurements using three 14 gauge wires. Wire connections above the current sensor are 
available in for each phase (Phase A: J25, J26, J27, Phase B: J31, J32, J33, Phase C: J37, J38, J39, 
PhaseD: J43, J44, J45). 
2.3 PCB Power Requirements 
The various circuits on the PCB require different supply voltages for analog and logic components. 
The analog circuits and the isolated power supplies for the gate drives require ±15 V de and roughly 
0. 7 A, whereas the logic circuits require +5 V de and about 0.8 A. The connector J49 ( 4-pin 
MT A 156) is used for those supply voltages plus GND. Two footprints for NTC resistors (CL-160, 
RT1 and RT2) are provided in case the inrush current needs to be limited on the ±15 Vde to avoid 
power supply faults. Normally, RT1 and RT2 can be short-circuited. 
Support capacitors footprints are provided throughout the board for all voltage levels. At the 
connection to the power supplies, 220 J..lF electrolytic capacitors and 0.1 J..lF film capacitors should 
be used (C164 to C169). Additional10 J..lF electrolytic capacitors and 0.1 J..lF film capacitors 
footprints are provided along the main power traces and can be stuffed if needed. 
Two power control LEDs are mounted on the front panel of the power stage module, and indicate if 
both +15 V and -15 V power is available. These LEDs are connected via a 3-pin MTA100 
connector (J61). 
2.3.1 Grounding 
Two different grounds are provided on the board, analog ground (COM_A) and logic or digital 
ground (COM_D). They are separated in order to keep the logic signals, which include all the gate 
signals plus fault indication, as noise-free as possible. These two grounds are connected to the 
power supply via resistors R121 for COM_A and Rl22 for COM_D. R121 and Rl22 should be 
short-circuited (COM_A = COM_D). 
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Earth ground can be connected to the board if desired through wire connector J 60 (14 gauge wire), 
which will connect the power supply ground to earth ground. Footprints are provided for a resistor 
and a capacitor between power supply ground and earth ground. 
2.3.2 Isolated Power Supplies for Gate Drives 
The isolated power supplies required for the gate drives are on separate PCBs (PB0032). They 
draw the power from the ±15 V supply, and are connected via 3-pin MTA100 connectors. Each 
high-side gate drive requires one isolated power supply, and all low-side gate drives require another 
one. The connector configuration (J50 for Phase A high-side power supply, J52 for Phase B, J54 
for Phase C, J56 for PhaseD, and J58 for low-side power supply) is as follows: Pin 1 is+ 15 V, 
Pin 2 COM D. and Pin 3-15 V. 
The isolated output voltages of each power supply are+ 15 V, +5 V, GND, and roughly-? V. For 
the four high-side gate drives, +5 V is not required. Thus, the power supplies are connected via 3-
pin MTA100 connectors (J51 for Phase A, J53 for Phase B, J55 for Phase C, and J57 for Phase D) 
with the following pin configuration: Pin 1 is +15 V, Pin 2 is GND, and Pin 3 is -7 V. The low-
side power supply needs to deliver the +5 V output in order to power the isolated voltage 
amplifiers, which are, similar as the low-side gate drives, referenced to the negative de bus. A 4-
pin MTA1 00 connector is used (J59), with Pin 4 connected to +5 V, and the other pins connected 
like the other power supplies. 
2.4 Gate Drives 
Each power electronic device has its own gate drive, which basically consists of a single chip with 
some external components. The gate drive chip used is an HCPL-316J, a 16 pins surface-mount 
part. The chip takes logic-level switching signals, and outputs gate signals for the power 
electronics devices. 
The circuitry for each gate drive is taken from the HCPL-316J datasheet. The gate signals are 
applied to the positive gate signal input pin, and the gate drive enable signal (~GD _ENABLE) is 
applied to the negative gate signal input pin. The gate drive turns on only when the positive pin is 
logic high, and the negative pin logic low. Thus, the negative input pin is used to disable the gate 
drives and the power electronic devices in case of a fault. 
On the output side of the gate drive, all resistors need to be~ W, 1% tolerance (except where 
indicated) due to the large power dissipation. The capacitors need to be rated for at least 25 V. 
Few components need to be selected according to the configuration of the power stage module. 
Values for the gate resistance Rg and the resistance Rc are given in Table II. The capacitance Cg is 
added in the schematic to provide the flexibility of increasing the gate capacitance. In general , this 
component does not need to be stuffed, and there are no recommended values available. 
For the low-voltage inverter configuration (100 V), the DESAT diode used is a 1N4148 (5 in 
series). For the high-voltage inverter configuration ( 400 V), the DESA T diode is one MUR 160, 
and the other four positions need to be short-circuited. The DESAT diode specifications are given 
in Table II 
The connection of each power electronics device to the gate drive needs to be done via the 6-
position jumpers is described in Sections 2.2.1 and 2.2.2 and in Fig. 1. 
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Table II. Gate Drive Configurations 
Inverter Configuration PE devices Rg Rc DESAT diode 
100 VI 40 ARMs MOSFET 15 nCh W) on 1N4148 (4 or 5 in series) 
400 VI 10 ARMs MOSFET 47.5 n (114 W) on MUR160 (only 1, the other pos. short-circuited)) 
400 V I 40 ARMs IGBT 47.5 n (114 W) on MUR160 (only 1, the other Eos. short-circuited2 
2.4.1 DC-Bus Connection for Low-Side Gate Drives 
The layout has one issue with the ground connection ofthe four low-side gate drives. They are 
powered by the same power supply, which is referenced to the negative de bus. Short-circuiting 
jumper J70 (close to de bus capacitor Cl62) connects the ground ofthe low-side gate drives to the 
negative dc-bus at one connection. 
2.5 Control Board Interface 
Two interface connectors for communication with the control board were specified at the beginning 
of the project, one for analog and one logic signals. The physical connection is established with 
non-shielded flat ribbon cable through vertical LA TCON connectors. The specification of the 26-
pin connector for the analog signals is given in Table III, and of the 34-pin connector for the logic 
signals in Table IV. 
The analog signals are transmitted through buffer circuits I voltage followers (Ul6, U17, Ul8). 
The logic signals are transmitted as RS-422 differential pairs, using a DS26LS31 transmitter (U3 7) 
and DS26LS32 receivers (U39, U40, U41). For the receivers, the transmission lines are terminated 
with 143 Q resistors. Critical signals such as ENABLE and uC_RESET are tied to COM_D, 
Table III. Analog Connector to Control Board. 
Pin Signal Description Pin Signal Description 
COM A Analog ground 14 KELVIN2 Analog ground 
2 NC Not connected 15 RESERVED 
3 NC Not connected 16 RESERVED 
4 COM A Analog ground 17 RESERVED 
5 IA Phase A current 18 RESERVED 
6 ill Phase B current 19 KELVIN3 Analog ground 
7 IC Phase C current 20 COM A 
8 ID Phase D current 21 COM A 
9 KELVIN! Analog ground 22 VA Phase A voltage 
10 VBUS De bus voltage 23 VB Phase B voltage 
11 Tl Temperature 1 24 vc Phase C voltage 
12 T2 Temperature 2 25 VD Phase D voltage 
13 mus De bus current 26 KELVIN4 Analog ground 
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respectively their complementary signals to +5 V, through 1 k.Q resistors in order to guarantee that 
the inverter is disabled when no communication is present between the power stage and the control 
board. For those signals (and the reserve signals), the terminating resistors are 200 n, which 
together with the 1 k.Q resistors result in a terminating resistance of 143 n. 
2.6 Current Sensors and Current Measurement 
Closed-loop current transducers using the Hall effect from LEM are used. For the two different 
current ranges featured in the power stage, two current sensors were chosen that fit in the same 
footprint, see Table V. The transducers output a current that is proportional to the actual current, 
and is converted into a voltage via a burden resistance. The burden resistor can be adjusted for 
each phase to four different values using the switches SW1, SW2, SW3, and SW4, and the DIP-
resistors RN1, RN2, RN3, and RN4. Activating the switches adds more resistors in parallel to the 
burden, thus increasing the measured current at a certain output voltage level. The output voltage 
is calculated using the formula 
Rb (1) ~=fm · -·--, 
x scale 
Table IV. Logic Connector to Control Board. 
Pin Signal Description Pin Signal Description 
NC Not connected 18 ~D1 
2 COM D Logic ground 19 D2 Gate signal D2 
3 NC Not connected 20 ~D2 
4 COM D Logic ground 21 ENABLE Switching enable 
5 A1 22 ~ENABLE from control 
6 ~A1 Gate signal A 1 23 FAULT Inverter fault to 
7 A2 24 ~FAULT control 
8 ~A2 
Gate signal A2 
25 uC RESET Fault reset from 
9 B1 26 · ~uC RESET control 
10 ~B1 Gate signal B 1 27 RESERVED 
11 B2 Gate signal B2 
28 RESERVED 
12 ~B2 29 RESERVED 
13 Cl Gate signal C 1 30 
RESERVED 
14 ~C1 31 RESERVED 
15 C2 Gate signal C2 32 
RESERVED 
16 ~C2 33 RESERVED 
17 D1 Gate signal D 1 34 RESERVED 
Table V. Current Transducer Choices 
· Inverter max. phase current Current transducer Max. current rating Current scaling 
40 ARMs LAH 100-P 
10 ARMs LAH 25-NP 
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where Rb is the burden resistance, x the number of burden resistors in parallel, and scale the scaling 
factor of the current transducer. Given a 1.8 k.Q burden resistance and an output voltage V1 of 4.5 
Vat rated RMS current of the inverter, the possible current ranges for both transducer choices are 
given in Table VI. Other values for the burden resistance can be used, but the gain needs to be 
adjusted in the filter stage such that the output voltage is 4.5 Vat the rated RMS current for proper 
functioning of the overcurrent detection circuit. 
2.6.1 De Bus Current Calculation 
The bus current is defmed as the current flowing from the positive de bus to the negative de bus 
through the power electronics devices. Assuming that they are ideal, the bus current is equal to the 
sum of all phase currents through the high-side devices. Since an inverting adder circuit is used, 
the bus current is calculated as the negative. sum of all phase currents signals through the low-side 
devices, i.e. 
(2) 
A DG212CJ (quad SPST CMOS analog switch) is used to feed the corresponding current signal to 
the adder circuit when one of the low-side switching devices is on. A small first-order filter with a 
cut-off frequency of 1 MHz is used to band limit the bus current signal. 
2.7 Phase and de Bus Voltage Measurement 
Each of the four phases as well as the de bus voltage is measured with respect to the negative de 
bus. The principle of the measurement is very simple. An isolated voltage amplifier measures 
translates the actual voltage into a low-level signal. This signal is then scalded and offset adjusted 
such that the voltage signal is within a voltage range of± 10 V de· The actual calibration is that 8 V 
corresponds to nominal de bus voltage of the inverter (1 00 V or 400 V). 
2.7.1 Isolated Voltage Amplifier 
The isolated voltage amplifier used on this board is an HCPL-7800A with an integrated optical 
isolation barrier. It requires two +5 V de voltages supplies, one referenced to the negative de bus, 
and one referenced to common ground. The de bus referenced voltage is taken from the isolated 
power supply that powers all low-side gate drives. The logic supply voltage with its logic ground 
(COM_D) is used for common ground referenced voltage supply. This works although the 
measured signal is an analog signal and is referenced to analog ground (COM_A), because the 
isolated voltage amplifier chip has a differential input and output. 
Table VI. Possible Current Ranges with 1.8 ill Burden Resistor and 4.5 V Output Voltage 
at RMS Current. 
Switch positions 
closed 
None 
1 and 2 
All 
# of parallel 
resistors x 
2 
4 
8 
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For accurate operation of the isolated voltage amplifier, the differential input voltage should be less 
than 200m V. This is achieved by using up to four 1;4 W resistors in series with a 1 k.Q precision 
pot. In the de bus measurement schematic, these resistors are R126, R127, R130 and R133, and the 
precision pot is R134. The values for the four resistors (Rv in the schematic) are chosen according 
to Table VII for the different voltage ratings. 
2.7.2 Offset Adjustment and Signal Amplification 
The isolated voltage amplifier has a gain of roughly eight. In order to get an 8 V signal from the 
rated de bus voltage, an additional gain stage is necessary. The total gain required from the 
differential input of the isolated voltage amplifier to the voltage signal is at least 
v 
g . = 01// 
mm V 
diff _ max 
=~=40. 
0.2V 
(3) 
The resistor combination in the amplifier stage yields a gain of 6.85. Combined with the isolated 
voltage amplifier gain, the required differential input voltage for an 8 V signal is 
V . = Vom = 8V =146mV 
diff g 8 . 6.85 ' (4) 
which can be achieved by adjusting the 1 k.Q precision pot. The gain stage is has a band limit of 
about 300kHz, enforced through a capacitor in the additional gain stage. 
One phenomenon observed with the isolated voltage amplifier is that it tends to have an offset 
voltage at the differential outputs of varying magnitude up to about 300 mV. In order to correct for 
that, an offset compensation was added to the circuit. Using 10 V zener diodes (1N4740), an offset 
voltage determined by a 1 k.Q precision pot is subtracted from the differential output signal of the 
isolated voltage amplifier. 
2.7.3 How to Calibrate the Voltage Measurements 
Disconnect the phase connections and the de bus connections from the board. The rated de voltage 
needs to be applied at the de bus and at each of the phase terminals in order to calibrate each of the 
voltage measurements. The analog and logic circuits need to be powered with the power supplies 
used in the actual inverter to avoid incorrect voltage measurements once the power stage is 
mounted in the inverter box. 
First, the de bus terminals (respectively the phase terminals to negative de bus) need to be shorted. 
With the 1 k.Q precision pot, the voltage measurement signal needs to be adjusted to 0 V. Then, the 
short is removed, and rated de voltage is applied to the de bus or phase terminal, respectively. With 
the 1 k.Q precision pot, the voltage signal can be adjusted to 8 V. This will likely introduce a small 
offset voltage in the voltage signal when the terminal voltage is zero (important for the phase 
voltage measurements). This can be corrected for by repeating the calibrating process once or 
Table VII. Resistance values in voltage measurements for various voltage ranges. 
Inverter de bus voltage rating 
100 Yctc 
400 Yctc 
Modul~r Inverter Power Stage 
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twice until the desired accuracy is obtained (measurement within a few milivolts of the desired 
value are possible). 
The calibration process is described in more detail in the test procedure in Section 5. 
2.8 De Bus-Overvoltage and Phase-Overcurrent Detection 
The de bus overvoltage protection should be activated when the bus voltage rises 17% above its 
rated value. With the 8 V signal at rated voltage, this results in a trip level of 9.3 V. An LM311 
comparator (US) is used to compare the trip level to the measured de bus voltage signal. The trip 
level is generated using a 12V zener diode (1N4742) and with a resistive voltage divider. The 
resistor R9 provides positive feedback and stabilizes the comparator operation by introducing a 
hysteresis band of 50 m V. 
The LM311 was chosen because its open-collector output transistor can be referenced to a separate 
emitter voltage level at pin 1 (ordinary comparators are reference to the negative voltage supply). 
Since all fault signals are logic-level signals, COM_D is connected to pin 1, and the pull-up resistor 
R11 is connected to +5 V. 
The overcurrent detection was specified to trip at 216o/o of the rated rms current in each phase leg. 
With the corresponding rms current signal of 4.5 V, the trip level for an overcurrent fault is 9.71 V. 
Since the current is an ac signal, both positive and negative peaks need to be checked for an 
overcurrent in order to achieve an almost instant shutdown of operation. As in the overvoltage 
detection, the trip voltage is generated with a 12 V zener diode and a resistive voltage divider. 
LM311 comparators are used with wired-or outputs. The logic-level fault signal is generated the 
same way as in the overvoltage detection. The 499 kQ resistor provides positive feedback and 
stabilizes the comparator operation by introducing a hysteresis band of 40 m V. 
2.9 Logic 
The logic for the gate signal handling and the fault detection is implemented with 5 V parts. The 
main part is a CPLD (U35, XC95108-PC84) that handles the gate-signal selection and lockout, the 
dead time and the fault procedures as described in the following Sections. Few additional logic 
components are needed for proper operation. 
The CPLD runs on a 20 MHz clock (U38, ECS-100X-200 oscillator), which was chosen to 
minimize the possible dead time between the high-side and low-side signal of one phase leg. With 
the 20 MHz clock, the minimum dead time is 50 ns. The CPLD can be programmed through 
connector 112. 
2.9.1 Gate Signal Selection and Lockout 
The gate signals from the control board get to the CPLD via the quad receiver chips previously 
mentioned. Two modes of operation can be chosen. The first mode assumes that only the high-
side gate signal of each phase leg is transmitted to the CPLD, and the low-side gate signals are 
generated as the complement of the high-side signals. The second mode assumes that both high-
and low-side gate signals are available. This selection can be done externally with Jumper JP1. If 
it is set to +5 V (logic high), then the first mode (only high-side gate signals) is active, and if it is 
connected to COM_D (logic low), the second mode (all gate signals) is active. It is not possible to 
select the mode of operation for each individual phase leg, but rather for the whole inverter. 
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To avoid that both gate drives in one phase leg receive a tum-on command, the two gate signals in 
one phase leg are fed through a lockout logic. This logic simply prevents both gate signals being 
logic high at the same time, and sets them to logic low. 
For the detailed schematic, refer to SW0012, Inv _Logic_ v3, Mode Selection. 
2.9.2 Dead Time Implementation 
Each phase leg has its own dead time logic. The dead time can be determined with the 8-bit switch 
SWS, by adding one to the corresponding decimal value and multiplying it by 50 ns. The lowest 
bit is on the right side of SWS, and the highest bit on its left side. Due to the implementation of the 
logic, it is not possible to tum all bits on or off at the same time. The maximum dead time possible 
is therefore 
fd_max = { 28 -1) ·SOns= 12.75f1S, (5) 
and the minimum dead time 
td_min = 2 ·SOns= lOOns . (6) 
The dead time logic enforces a certain amount of time where both gate signals of one phase leg are 
logic low (switch off) in between switching processes. Basically, every time one of the gate signals 
switches off, the dead time circuit prevents the other gate signal from turning on for a certain 
amount of time. 
Since the CPLD runs on a fixed clock, the gate signals need to be synchronized to this clock first. 
After receiving the signals from the mode selection and lockout circuit, four D flip-flops detect 
falling edges in either one of the two gate signals of one phase leg. Each falling edge triggers an 8-
bit counter to be loaded with the 8-bit dead time selected with SWS. The countdown process is 
automatically started by the fact that the counter state is not zero anymore, and stops as soon as the 
counter reaches zero. 
The rising edge of a gate signal sets the output of a JK flip-flop to high, which is in turn used to 
prevent the other gate signal from being on (even if it would be commanded). This flip-flop is reset 
when the same gate signal turned off and the counter reached its zero state. After that, both gate 
signals have the possibility of turning on again. Two JK flip-flops are used per phase leg, one for 
each gate signal. 
For the detailed schematic, refer to SW0012, Inv_Logic_v3, Dead Time Logic. 
2.9.3 Fault-Logic 
Nine different faults are monitored on the power stage board: four overcurrents (each phase), one 
overvoltage (de voltage) and four gate drive faults (four pairs of gate drives that are wired-or 
connected). Each of the faults trips the fault logic in the CPLD, which activates the fault signal 
going to the control board (logic low). In addition, it disables all the gate drives by setting the 
negative gate signal input of each gate drive to logic high (GD _ VIN _NEG in CPLD program, or 
GD_ENABLE in schematic). The faults are stored in the CPLD, and need to be reset either 
manually with a pushbutton or with the uC-RESET signal from the control board. Three different 
fault conditions are indicated with LEDs: overcurrent, overvoltage, and gate drive fault, in addition 
to the information in which phase the fault occurred in case of an overcurrent or gate drive fault. 
The LEDs are connected at Jll. 
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The fault-reset logic uses the two different reset signals (uC-RESET and PWR-UP) to create a low 
pulse on the GD-RESET signal (RESET-GD in schematic) for at least 50 J.Ls, which is long enough 
to reset the gate drives if they are in fault state. On the rising edge ofGD-RESET, the stored faults 
in the CPLD are reset, and the gate drives are enabled again. The uC-RESET signal from the 
control board needs to be a positive pulse of at least 100 ns. The PWR-UP signal is created by a 
pushbutton connected through J11 and a voltage supervisor U36. The voltage supervisor also takes 
care of the power-up of the board by setting the PWR-UP signal to low for about 1 s, which in turns 
disables the gate drives and prevents switching. 
The gate drives also need to be enabled by the control box with the signal ENABLE. A high state 
will set the signal GD _ VIN _NEG to a low-level if there is no fault present, which in turn enables 
the gate drives to switch. 
For the detailed schematic, refer to SW0012, Inv _Logic_v3, Fault Logic. 
2.10 Temperature Measurement 
Two temperature measurements are provided in order to monitor device temperatures or ambient 
temperatures in the inverter box. The temperature signals are fed back to the control board, where 
they could be monitored and the inverter can be disabled if the temperature is too high. The 
sensors are LM35s in a T0-92 package (U1 and U3), which have a 10 mV/°C output signal. The 
signals are amplified such that 20°C correspond to 1 V. 
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3. Mechanical Design 
3.1 Physical Board Outline 
0000010 
The physical outline of the mounting holes for the mounting of the power supplies and the PCB 
itself are given in Fig. 2 below. 
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Fig. 2. Mechanical PCB outline with mounting shelf. 
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3.2 Front Panel 
D 
-
c 
-
8 
-
A 
The front panel layout of the inverter power stage is shown in Fig. 3. The fault signals are: OV -
Overvoltage on de bus; OC- Overcurrent in Phase A, B, C, or D; GD- Gate drive fault in Phase 
A, B, C, or D. 
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Fig. 3. Front panel layout. 
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4.1 De-Bus and Phase Voltage Measurement 
0000010 
The isolated voltage amplifier introduces a 400 kHz ripple in the output sigrial of the voltage 
measurements that is not observed in the actual voltages. This ripple is due to the AID conversion 
in the amplifiers (aliasing), which is described in detail in its datasheets. The ripple can be reduced 
by filtering the input signals (filter cut-off frequency is larger than 339 kHz, depending on 
resistance value of the 1 kQ pot), and by filtering the output signals with two first-order filters with 
filter cut-offs of344 kHz and 339kHz, respectively. 
The signals are in general noisy due to the ripple plus the switching of the power devices. It is 
recommended that the signals are filtered close to their actual use, as it is done on the control and 
DSP boards. 
4.2 Low-Current Transducers 
The smaller current transducers (LAH-25 P) introduce a de offset in current measurements that 
cannot be compensated for on the inverter power stage. The offset is constant during normal 
operation of the inverter, but can change when power cycles on and off. Thus, the DSP needs ·to 
have a current compensation that is adjusted when the inverter is powered up. 
For new boards, it is preferred to use the LAH-100 P current transducers. 
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5. Test Procedure 
The following paragraphs give a test procedure that should be followed for every new stuffed PCB. 
The procedure tests the overvoltage and overcurrent detection levels, the proper function of the 
fault logic, the gate drive signals and dead time, and the gate drives themselves. The voltage 
measurement calibration is included as well as a test under power of the board. 
To start the tests, disconnect all isolated power supplies such that the gate drives do not receive 
power. 
I. Overvoltage and overcurrent detection levels: 
• Tum on supply power (±15 V, +5 V) to the inverter board. 
• Measure voltage level at Pin 2 ofU5 (overvoltage level). It should be about 9.3 V 
(± 0.1 V). 
• Measure voltage levels as Pin 2 ofU8, UIO, Ul2, and Ul4 (overcurrent levels). They 
should be about 9.7 V (± 0.1 V). 
If any of these voltage levels are wrong, check if the resistor values of the associated circuitry 
are correct. 
2. Fault logic: 
• Tum on supply power (±15 V, +5 V) to the inverter board. 
• Make a quick short between TPI (overvoltage logic signal) and COM_D. TP20 (fault 
signal) should switch to low level, and TP30 (gate drive enable) to high. If front panel is 
connected at J 11, the overvoltage LED should tum on. 
• Reset the fault using the RESET pushbutton on the front panel or shorting TP32 to 
COM_D. Observe TP27 (gate drive reset) on scope. When faults are reset, this signal 
should be low for about 50 J.Ls. 
• Short TP3, TP4, TP5, and TP6 sequentially (overcurrent logic signals) to COM_D. TP20 
should switch to low level, TP30 (gate drive enable) to high, and the overcurrent LED and 
the corresponding phase LEDs should tum on. 
• Reset the fault. 
• Short resistor legs ofR96, R97, R98, and R99 that are connected to the capacitors (gate 
drive faults) to COM D. TP20 should switch to low level, TP30 (gate drive enable) to 
high, and the gate drive fault LED and the corresponding phase LEDS should turn on. 
• Reset the fault. 
Any problems observed could be because of an incorrect CPLD programming, or other obvious 
reasons like a bad solder connections. 
3. Gate drive signals and dead time: 
• Remove U39, U40, and U41 (RS432 receivers) from the board. 
• Put jumper JPI into position 'Top Gate Signals'. 
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• Apply a square waveform, logic level, to TP41 (Phase A high-side gate signal). Observe 
the output gate drive signals from the CPLD on TP19 (high-side Phase A) and TP21 (low-
side Phase A). Make sure the dead time (SW5) is on a meaningful value such (around 3 
JlS). 
• Repeat last step for Phase B (input TP44, output TP23 and TP26, respectively), Phase C 
(input TP33, output TP28 and TP31, respectively), and PhaseD (input TP36, output TP29 
and TP24, respectively). 
• Change the dead time at SW5 and observe the proper dead time changes between the high-
and low-side phase signals. 
• Put jumper JPI into position 'All Gate Signals'. 
• Check if gate signals get blocked out (meaning they are zero) if two logic high signals are 
applied to the input gate signals for the same phase. Input signals Phase A: TP41 (high-
side) and TP42 (low-side), input signals Phase B: TP44 (high-side) and TP45 (low-side), 
input signals Phase C: TP33 (high-side) and TP35 (low-side), input signals PhaseD: TP36 
(high-side) and TP37 (low-side). Output gate signals see above. 
Any problems observed could be because of the incorrect programming of the CPLD, or that 
the clock signal is not present (check TP34 for a 20 MHz clock signal). 
4. Isolated power supplies: 
• With supply power turned off, connect all isolated power supplies (connectors 150 to 159, 
according to the schematic). 
• While turning on the supply voltage, measure the ±15 V voltage levels. If either one of the 
voltage magnitudes is below 13 V, turn it back off immediately. If that is the case, there 
might be a problem with one of the isolated power supplies. It is possible to test them by 
only connecting one or two power supplies to the supply voltage, and see how the supply 
voltage levels behave. 
To fix the supply voltage drop, not needed power supplies could be disconnected, or NTCs can 
be used at RTI or RT2 to limit the inrush current (see Section 2.3 for the proper NTCs). 
5. Gate drives: 
• Put jumper JPI into position 'Top Gate Signals'. 
• Apply a square waveform, logic level, to TP41 (Phase A high-side gate signal). With a 
differential voltage probe, observe the gate drive signals going to the power (it should be 
around+ 15 V high and -5 to -7 V low). For Phase A high-side switch, connect probe 
between TPII and TP73. If ok, observe Phase A low-side switch signal by connecting 
probe between TP12 and TP74. Make sure the dead time (SW5) is on a meaningful value 
such (around 3 Jls ). 
• Repeat for Phase B with input signal at TP44, high-side gate drive signal between TP13 
and TP75, and low-side gate drive signal between TP14 and TP76. 
• Repeat for Phase C with input signal at TP33, high-side gate drive signal between TP15 
and TP77, and low-side gate drive signal between TP16 and TP78. 
• Repeat for PhaseD with input signal at TP36, high-side gate drive signal between TP17 
and TP79, and low-side gate drive signal between TP 18 and TP80. 
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If some of the gate drives do not work, check the output voltages of corresponding isolated 
power supplies (+15 V and roughly -7 V). Also, check ifthe logic gate signals are actually 
applied at the gate drives (Pin 1 ). Another issue could be that there is a fault, meaning that Pin 
2 of the gate drives is high. In that case, clear the fault and try again. 
6. Voltage measurement calibration: 
In this test, measure the actual de bus voltage constantly (for example between TP91 and 
TP90). Do not change power connections if there is any voltage above 15 V on the de bus! 
The calibration procedure is also briefly described in Section 2. 7. 
• With the board supply power off, connect a de power supply capable of the voltage range 
of the inverter to Phase A (TP85) and the negative de bus (TP90). Measure this voltage 
with a multimeter. 
• Tum on the supply power to the board. Also make sure that the isolated power supply for 
the low-side gate drives is connected and working properly (the one in the center). 
• Measure the voltage signal of Phase A (TP69) with a multimeter. 
• With the main power supply off (and its outputs to the board short-circuited to ensure zero 
voltage output), adjust pot R142 to get 0 Vat the measured voltage signal. 
• Apply rated dc-bus voltage from main power supply (remove short!). Use pot R148 to 
adjust the measured voltage signal to its corresponding value (8V =rated voltage of 
inverter power stage -> see Section 2.2). 
• Repeat this process once or twice ensure proper calibration. 
• Tum off the main power supply, and wait until dc-bus voltage is less than 15 V before 
removing any wires. 
The steps given above need to be repeated for each of the phase and the dc-bus voltages: 
• Phase B: Connect power supply between TP86 and TP90. Measure phase voltage signal at 
TP70. Adjust this signal with pots R156 and R162, respectively.' 
• Phase C: Connect power supply between TP87 and TP90. Measure phase voltage signal at 
TP71. Adjust this signal with pots R170 and R176, respectively. 
• PhaseD: Connect power supply between TP88 and TP90. Measure phase voltage signal at 
TP72. Adjust this signal with pots R184 and R190, respectively. 
• Phase B: Connect power supply between TP91 and TP90. Measure phase voltage signal at 
TP68. Adjust this signal with pots R128 and R134, respectively. 
If there are any problems arising in this part, check if the isolated voltage amplifiers receive the 
5 V power on both the high and the low side. Also, check the proper voltage levels across the 
zener diodes in the offset voltage adjustment (roughly ±1 0 V). 
7. Full powered test: 
• Build an H-bride using two phases and a power resistor in between. Choose the power 
resistor such that about 1 A to 3 A is flowing in the power devices (for example about 
100 .Q resistance), and adjust the de bus voltage properly. 
• Put jumper JPI into position 'Top Gate Signals'. 
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• Supply a logic-level square waveform (roughly 2kHz) to the high-side gate signal input of 
one phase used in the H-bridge, and the inverse signal to the high-side gate signal input of 
the other phase. 
• Turn on the power supply to the inverter, and tum on the main de power supply with its 
voltage set at 0 V. Also tum on the gate signals. 
• Slowly raise the voltage. Observe the actual voltage waveform over the resistor in the H-
bridge using a isolated voltage probe, and measure the current with a current probe. 
• Observe the current waveforms measured on the board (TP7 to TPlO for Phases A to D, 
respectively). The measurement range can be adjusted with switches SWl to SW4 for 
Phases A to D, respectively. The voltage level should be 4.5 Vat the indicated current 
level next to the switches. 
• Observe the phase voltage waveforms, and compare to the actual phase voltage waveform. 
The voltage magnitude should correspond to the actual de-bus voltage (8 V equals dc-bus 
voltage rating of inverter power stage). 
In case there are any problems, check the proper connection of all power supplies. Also, follow 
the propagation of the gate signals. All faults need to be cleared for proper operation. 
This concludes the test procedure of the power stage. Note that a high power test is not included 
here, but should be administered once the power stage is properly connected and mounted in the 
box, with all heatsinks attached. 
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Power Stage Design Hierarchy Revised : Wednesday, March 22, 2006 
SK0031 Revision : 4 
Bill Of Materials August 11 ,2005 12:46:04 
Item Qty Reference 
1 159 C1 ,C2,C3,C4,C5,C6,C7,C8, 
C9,C10,C11 ,C13,C14,C16, 
C17,C20,C21 ,C22,C23,C24, 
C25,C26,C27,C28,C29,C32, 
C33,C34,C35,C36,C37,C38, 
C39,C40,C41 ,C42,C43,C44, 
C45,C48,C49,C50,C51 ,C52, 
C53,C56,C57,C58,C59,C60, 
C61 ,C63,C65,C67,C70,C72 , 
C75,C77,C78,C82,C83,C86, 
C88,C90,C93,C94,C96,C100, 
C1 02,C1 04,C1 06,C1 08,C111 , 
C112,C115,C117,C120,C121 , 
C123,C126,C129,C132,C133, 
C137,C138,C141 ,C142,C143, 
C144,C145,C147,C149,C151 , 
C153,C155,C156,C165,C167, 
C169,C171 ,C173,C175,C177, 
C179,C181 ,C183,C185,C187, 
C189,C191 ,C193,C195,C196, 
C197,C198,C200,C201 ,C202, 
C204,C205,C207,C208,C209, 
C21 O,C212,C213,C215,C216, 
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0.1u 0.1 uF 50V Mono Cap 
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C217,C218,C220,C221 ,C223, 
C224,C225,C226,C228,C229, 
C230,C232,C233,C234,C236, 
C237,C238,C239,C240,C241 , 
C242,C243,C244,C245,C246, 
C247,C261 ,C265,C269,C273, 
C277 
2 11 C15,C248,C249,C250,C251 , 
C252,C253,C254,C255,C256, 
C257 
3 8 C64,C73,C84,C91 ,C101 , 
C109,C118,C127 
4 4 C46,C47,C54,C55 
5 16 C62,C68,C71 ,C76,C80,C87, 
C89,C95,C98,C1 05,C1 07, 
C113,C116,C122,C125,C130 
6 8 C66,C74,C81 ,C92,C99,C11 0, 
C119,C128 
7 8 C69,C79,C85,C97,C1 03, 
C114,C124,C131 
8 24 C134,C146,C148,C150,C152, 
C154,C170,C172,C174,C176, 
C178,C180,C182,C184,C186, 
C188,C190,C192,C194,C199, 
C206,C214,C222,C231 
9 9 C12,C18,C19,C30,C31 ,C135, 
C136,C139,C140 
10 4 C157,C158,C159,C160 
11 2 C161 ,C162 
12 1 C163 
13 3 C164,C166,C168 
14 11 C203,C21 1,C219,C227,C235, 
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200p 200pF 1 kV Ceramic Cap Vishay 
100p 1 OOpF 1 kV Ceramic Cap Vishay 
150p 150pF 1 kV Ceramic Cap Vis hay 
100u 1 OOuF 35V Elect. Rad. Cap Panasonic 
22u 22uF 50V Elect. Rad. Cap Panasonic 
undet. Gate 
Cg capacitance 
10u 1 OuF 50V Elect. Rad. Cap Panasonic 
10n 1 OnF 50V Mono Cap Sprague 
0.56u 0.56uF 630V Film Cap (for MOSFETs) COE 
or 
2u 2uF 1 OOOV Film Cap (for IGBTs) COE 
1200u 1200uF 450V Elect. Rad. Cap Panasonic 
undet. Ground capacitance 
220u 220uF 25V Elect. Rad. Cap Panasonic 
68p 68pF 1 kV Ceramic Cap BC Comp. 
0000010 
75-5GAT20 
75-5GAT10 
75-5GAT15 
ECA-1VM101 
P5179-NO 
P5178-NO 
1 C20Z5U1 03M050B 
OME6P56K 
SC0205K1 02A3Z25 
ECE-T2WP122FA 
P5153-NO 
00680 
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C259,C263,C267,C271,C272, 
C275 
15 9 C258,C260,C262,C264,C266, 
C268,C270,C274,C276 
16 5 D1 ,D2,D3,D6,D7 
16 40 D1 O,D11,D12,D13,D14,D15, 
D16,D17,D18,D19,D20,D21 , 
D22,D23,D24,D25,D26,D27, 
D28,D29,D30,D31 ,D32,D33, 
D34,D35,D36,D37,D38,D39, 
D40,D41 ,D42,D43,D44,D45, 
D46,D47,D48,D49 
17 10 D50,D51 ,D52,D53,D54,D55, 
D56,D57,D58,D59 
18 1 JP1 
19 1 J1 
20 1 J2 
21 8 J3,J4,J5,J6,J7,J8,J9,J1 0 
22 1 J11 
23 1 J12 
24 45 J13,J14,J15,J16,J17,J18, 
J19,J20,J21,J22,J23,J24, 
J25,J26,J27,J28,J29,J30, 
J31,J32,J33,J34,J35,J36, 
J37,J38,J39,J40,J41,J42, 
J43,J44,J45,J46,J47,J48, 
J60,J62,J63,J64,J65,J66, 
J67,J68,J69 
25 1 J49 
26 1 J59 
27 10 J50,J51 ,J52,J53,J54,J55, 
J56,J57,J58,J61 
28 1 J70 
29 8 01 ,Q2,Q3,Q4,Q5,Q6,Q7,Q8 
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470p 470pF 1 kV Ceramic Cap Vishay 
1 N4742 1W 12V Zener Diode Fairchild 
MUR160 Rect. ultrafast, 600V, 1A axial On semi 
or 
1 N4148 70V Diode Fairchild 
1 N4740 1 W 1 OV Zener Diode Motorola 
2 pos. double row header Berg 
34 pin straight solder header 3M Corp. 
26 pin straight solder header 3M Corp. 
Gate signals connectors 
MTA100-6 6 pos MT A 1 00 header AMP 
CON14A CPLD prog. conn., 14pin, 2mm Molex 
AWG14 14 Gage wire 
connector for 
power wiring 
MTA156-4 4 pos MTA156 header AMP 
MTA100-4 4 pos MTA100 header AMP 
MTA100-3 3 pos MTA 1 00 header AMP 
Soldering connection for GND re-routing 
MOSFET, 150V, 1 05A IRF 
0000010 
75-5GAT47 
1N4742A 
MUR160 
1N4148 
1N4740A 
541 02-S08-02 
3431-6002 
3429-6002 
571-6404566 
87331-1420 
571-6404284 
571-6404564 
571-6404563 
IRFPS3815 
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ECE 300361000 
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4 
30 4 RN1,RN2,RN3,RN4 
31 1 RNS 
32 1 RN6 
33 2 RT1,RT2 
34 18 R21,R22,R37,R38,R51, 
R52,R53,R54,R55,R56,R57, 
R58,R59,R60,R61,R62,R95 
36 12 R3,R7,R195,R196,R197, 
R198,R199,R200,R201,R202, 
R203,R204 
37 5 R9,R23,R24,R39,R41 
38 13 R1 O,R19,R20,R35,R36,R1 00, 
R101 ,R104,R107,R113,R114, 
R116,R119 
39 1 R13 
40 4 R25,R27,R43,R44 
41 8 R63,R67,R71,R75,R79,R83, 
R87,R91 
42 8 R64,R68,R72,R76,R80,R84, 
R88,R92 
43 8 R65,R69,R74,R78,R82,R85, 
R90,R93 
44 8 R66,R70,R73,R77,R81 ,R86, 
R89,R94 
45 14 R1 02,R1 08,R111 ,R117,R125, 
R131,R139,R145,R153,R159, 
R167,R173,R181 ,R187 
46 58 R1 ,R2,R4,R5,R6,R8,R11 , 
R14,R15,R16,R17,R18,R26, 
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MOSFET, SOOV, 46A IRF 
IGBT, dual module, 600V, 1 OOA Eupec 
1k8 DIP 8x1 .8k0hm isolated res, DIP14 Bourns 
100 SIP 1 OOOhm bussed res, SIP1 0 Bourns 
10k SIP 10k0hm bussed res, SIP10 Bourns 
NTC Current Limiter Inrush, 2.8A, 50hm Thermom. 
10k 1 OkOhm res, 1 %, 0.25W Yageo 
4k99 4.99k0hm res, 1%, 0.25W Yageo 
499k 499k0hm res, 1 %, 0.25W Yageo 
143 1430hm res, 1 %, 0.25W Yageo 
24k3 24.3k0hm res, 1 %, 0.25W Yageo 
43k2 43.2k0hm res, 1 %, 0.25W Yageo 
100 1 OOOhm res , 1%, O.SW X icon 
undet. GO power resistance, 1 %, O.SW 
Rc 
Rg 15.00hm res, 1%, O.SW X icon 
or 
47.5 Ohm res, 1%, 0.25W Yageo 
47k5 47.5k0hm res, 1%, O.SW X icon 
200 2000hm res, 1 %, 0.25W Yageo 
1k 1 kOhm res, 1 %, 0.25W Yageo 
0000010 
IRFPS40N50L 
BSM1 OOGB60DLC 
4114R-1-182 
4310R-1-101-ND 
431 OR-1-1 03-ND 
CL-160 
273-100 
273-15-RC 
273-47.5K 
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ECE 150262000 
Digikey KC016L-ND 
ECE 150103000 
ECE 150103000 
ECE 150103000 
ECE 150103000 
I 
ECE 150103000 
ECE 150103000 
Mouser 273-100 
Mouser 273-15-RC 
ECE 150103000 
Mouser 273-47.5K 
ECE 150103000 
ECE 150103000 
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R28,R31 ,R32,R33,R34,R40, 
R42,R47,R48,R49,R50,R96, 
R97,R98,R99,R1 03,R1 05, 
R1 06,R109,R11 O,R112,R115, 
R118,R123,R124,R129,R135, 
R137,R138,R143,R149,R151 , 
R152,R157,R163,R165,R166, 
R171 ,R177,R179,R180,R185, 
R191 ,R193,R194 
47 10 R128,R134,R142,R148,R156, 
R162,R170,R176,R184,R190 
48 3 R120,R121 ,R122 
49 20 R126,R127,R130,R133,R140, 
R141 ,R144,R147,R154,R155, 
R158,R161 ,R168,R169,R172, 
R175,R182,R183,R186,R189 
50 10 R12,R132,R136,R146,R150, 
R160,R164,R174,R178,R188, 
R192 
51 4 SW1 ,SW2,SW3,SW4 
52 1 SW5 
53 32 TP1 ,TP3,TP4,TP5,TP6,TP19, 
TP20,TP21 ,TP22,TP23,TP24, 
TP25,TP26,TP27,TP28,TP29, 
TP30,TP31 ,TP32,TP33,TP34, 
TP35,TP36,TP37,TP38,TP39, 
TP40,TP41 ,TP42,TP43,TP44, 
TP45 
54 10 TP2,TP7,TP8,TP9,TP1 0, 
TP68,TP69,TP70,TP71 ,TP72 
55 24 TP11 ,TP12,TP13,TP14,TP15, 
TP16,TP17,TP18,TP73,TP7 4, 
TP75,TP76,TP77,TP78 ,TP79, 
TP80,TP85,TP86,TP87,TP88, 
TP89,TP90,TP91 ,TP92 
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1k Pot 1 k Trim Pot, 25 turn Bourns 
undet. Ground resistance, 0.25W 
Rv 124k0hm res, 1 %, 0.25W Yageo 
or 
499k0hm res , 1 %, 0.25W Yageo 
6k81 6.81k0hm res , 1%, 0.25W Yageo 
3-pos. DIP switch, SPST Grayhill 
8-pos. DIP switch, SPST Grayhill 
TP white Testpoint white Keystone 
TP yellow Testpoint yellow Keystone 
TP orange Testpoint orange Keystone 
0000010 
3296W-1-1 02 
76SB03 
76SB08 
5012 
5014 
5013 
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56 6 TP46,TP47,TP48,TP49,TP50, 
TP51 
57 20 TP52,TP53,TP54,TP55,TP56, 
TP57,TP58,TP59,TP60,TP61 , 
TP62,TP63,TP64,TP65,TP66, 
TP67,TP81 ,TP82,TP83,TP84 
58 2 U1 ,U3 
59 16 U2,U4,U7,U9,U11,U13,U15, 
U20,U22,U24,U26,U44,U46, 
U48,U50,U52 
60 9 U5,U8,U10,U12,U14,U54, 
U55,U56,U57 
61 1 U6 
62 3 U16,U17,U18 
63 4 U19,U21, U23,U25 
64 8 U27,U28,U29,U30,U31 ,U32, 
U33,U34 
65 1 U35 
66 1 U36 
67 1 U37 
68 1 U38 
69 3 U39,U40,U41 
70 2 U42,U43 
71 5 U45,U47,U49,U51 ,U53 
72 1 U35 
73 1 JP1 
74 4 SW1 ,SW2,SW3,SW4 
75 31 U2,U4,U5,U7,U8,U9,U10, 
U11 ,U12,U13,U14,U15,U20, 
U22,U24,U26,U36,U44,U45, 
U46,U47,U48,U49,U50,U51 , 
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TP red Testpoint red Keystone 
TP black Testpoint black Keystone 
Precision Centigrade Temp Sensor, TO-
92 National 
Dual Opamp, JFET Input, 8-DIP Tl 
Comparator, single, 8-DIP National 
Quad SPST, N.O. , 16-DIP MAXIM 
Quad Opamp, JFET Input, 14-DIP Tl 
Current Transducer, CL, 1 OOA nom LEM 
or 
Current Transducer, CL, 25A nom LEM 
Octocoupler Gate Drive, 2A, 16-SOIC Agilent 
CPLD 84-PLCC Xilinx 
Voltage Supervisor, 8-DIP Tl 
Quad Diff. Line Driver, 16-DIP National 
20MHz SV 14-DIP Oscillator Mouser 
Quad Diff. Line Receiver, 16-DIP National 
Hex Inverter IC, 14-DIP Tl 
Isolated Voltage Amplifier, 8-DIP Agilent 
PLCC Socket, 84 pos, through hole Mill-Max 
Mini Jump Jumpers 0.1" Berg 
Solder Socket 6 pin, 6-DIP Rob.-Nug. 
Solder Socket 8 pin, 8-DIP Rob.-Nug. 
0000010 
5010 
5011 
LM35CZ 
TLE2082ACP 
LM311N 
DG212CJ 
TL2084CN 
LAH 100-P 
LAH 25-NP 
HCPL-316J 
XC951 08-15PC84C 
TLC77051P 
DS26LS31CN 
520-TCF2000 
DS26LS32ACN 
SN74LS04N 
HCPL-7800A 
940-99-084-24-
000000 
65474-010 
ICE-063-S-TG 
ICE-083-S-TG 
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ECE 
Newark 92F287 
Newark 26C1841 
ECE 90111500 
Newark 90C1245 
Newark 08F9183 
Digikey 398-1 009-ND 
Digikey 398-1 007-ND 
Newark 92F648 
Dig ikey 122-1175-ND 
Newark 66F4591 
Newark 0785238 
ECE 140111000 
Newark 0785239 
ECE 90501250 
Newark 06F5493 
Mouser 575-842494 
ECE 300425000 
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1. Introduction 
The isolated power supplies are used to power the gate drive circuit of the Power Stage, for both 
IGBT and MOSFET versions. It provides loosely regulated gate drive voltage and regulated logic 
voltage. The power supplies implement a push-pull forward converter using sensorless current 
mode control. 
1.1 Scope 
The isolated power supplies are intended to be part of the modular inverter, used with the power 
stage board. They can also be used for other gate drive circuits or circuits that required minimum 
power. Primary used is for research. 
1.2 References 
Schematic: SK0032 rev 2 
Layout: PB0032 rev B 
Power stage board: SK0031 and PB0031 
1.3 Known Issues 
There is no output short-circuit protection. The MOSFETs or the current-limiting resistors will fail 
during an output short-circuit. 
There is no soft-start in the original design. The circuit was modified to provide some degree of 
soft-start, but this is very dependent on the voltage source used to feed the power supply. 
The schematic and PCB, as archived and manufactured, have to be modified to implement the 
power supplies. All the details of the modifications are included in the schematic. 
The sensorless current mode control seems to give two different steady-state behaviors for the 
power supplies. The primary sided current can be at the intended frequency, or at double the 
intended frequency. The actual steady-state behavior for a given power supply seemed to be always 
the same, but among power supplies seems to be random. 
2. Interface 
2.1 Input Power 
The power supplies require ± 15 V only. Logic power is internally created, because it is required to 
be referenced to the -15 V rail. The input power connector is an MTA-1 00 (Jl ). 
2.2 Output Power 
The power supplies produce+ 15 V (Zener regulated) and -5 V (nominal, unregulated) and +5V 
regulated. The + 15 and -5 V are used for the gate drive power. The +5V is used to power the actual 
gatedrive IC. The output power connector is an MTA-100 (J2). 
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3. Power Circuit 
The power supply is based on a push-pull forward converter. The full30 V input voltage is applied 
to the transformer. This requires the gate drive circuit to be referenced to the -15 V rail. IRF630 
MOSFETs are used (can substitute accordingly, recall that the MOSFETS should be able to block 
at least 60 V not considering overshoot). Output diodes are MBR1100 Schottky. 
The output ofthe forward converter (nominally 20 V) is regulated to +15 V with a Zener diode. 
The Zener anode is the output common. The remaining part of the 20 V is the negative gate drive 
voltage. The+ 15 V is then fed to a 7805 regulator for logic power. 
4. Control Circuit 
The control circuit generates the required gate drive signals to operate the converter. First, the 
transformer input voltage is integrated (the integration time constant is adjustable to provide some 
control over the switching frequency). This "control voltage" is then compared to fixed positive 
and negative voltages. When the control voltage exceeds the reference, a latch is SET or RESET to 
keep the flux inside an hysteresis band. 
The latch directly controls a MIC4428 buffer that in turn controls the gates of the MOSFETs. The 
gate voltage is 5 V. No deadtime is provided by the gate driver. Deadtime is achieved by using 
diodes in the gate path and using asymmetric resistance for tum-on and turn-off. 
In general, it is possible to use a 100 kHz switching frequency, but 50 kHz is recommended. (Each 
individual power supply must be adjusted and monitored for saturation. If saturation occurs, raise 
the switching frequency. This is required because two different steady-state behaviors were 
observed during calibration.) 
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TU0003 
This document is intended to archive the modular inverter control software architecture, which is 
based on Matlab/Simulink Embedded Coder forTI C2000 toolbox. Some customized functions are 
described in detail. 
This document also serves as instruction manual for power lab users that may use the modular 
inverter to develop digital motor control algorithms or other related applications. A fully functional 
example is included at the end of this document and links to the related files are provided. 
Some useful resources are listed in the appendix to help users locate necessary knowledge base that 
are required to fulfill advanced functionalities. 
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1. Introduction 
1.1 Overview and Scope 
EZdsp2812 is a board made by Spectrumdigital.com that utilizes a TI TS320F2812 DSP core. Full 
description on this chip can be found at TI.com. Some of the key features of this DSP controller 
are: 
• Extended Temperature Performance of 
-ssoc to 125°C 
• High-Performance Static CMOS 
Technology 
- 150 MHz (6.67-ns Cycle Time) 
-Low-Power (1.8-V Core @135 MHz, 1.9-V 
Core @150 MHz, 3.3-V 1/0) Design 
• JTAG Boundary Scan Support 
• High-Performance 32-Bit CPU (320C28x) 
- 16 x 16 and 32 x 32 MAC Operations 
-16 x 16 Dual MAC 
- Harvard Bus Architecture 
- Atomic Operations 
- Fast Interrupt Response and Processing 
- Unified Memory Programming Model 
- 4M Linear Program/Data Address Reach 
- Code-Efficient (in C/C++ and Assembly) 
- 320F24x/LF240x Processor Source Code 
Compatible 
• On-Chip Memory 
-Flash Devices: Up to 128K x 16 Flash 
(Four 8K x 16 and Six 16K x 16 Sectors) 
- ROM Devices: Up to 128K x 16 ROM 
- 1 K x 16 OTP ROM 
- LO and L 1: 2 Blocks of 4K x 16 Each 
Single-Access RAM (SARAM) 
- HO: 1 Block of 8K x 16 SARAM 
- MO and M1: 2 Blocks of 1K x 16 Each 
SA RAM 
• External Interface (2812) 
-Up to 1M Total Memory 
-Programmable Wait States 
- Programmable Read/Write Strobe Timing 
- Three Individual Chip Selects 
• Three 32-Bit CPU-Timers 
• 128-Bit Security Key/Lock 
- Protects Flash/ROM/OTP and LO/L 1 
SA RAM 
- Prevents Firmware Reverse Engineering 
• Motor Control Peripherals 
-Two Event Managers (EVA, EVB) 
- Compatible to 240xA Devices 
• Serial Port Peripherals 
- Serial Peripheral Interface (SPI) 
- Two Serial Communications Interfaces 
(SCis), Standard UART 
- Enhanced Controller Area Network 
(eCAN) 
- Multichannel Buffered Serial Port 
(McBSP) 
• 12-Bit ADC, 16 Channels 
- 2 x 8 Channel Input Multiplexer 
- Two Sample-and-Hold 
-Single/Simultaneous Conversions 
-Fast Conversion Rate: 80 ns/12.5 MSPS 
• Up to 56 General Purpose 1/0 (GPIO) Pins 
• Development Tools Include 
-ANSI C/C++ Compiler/Assembler/Linker 
- Code Composer Studiol IDE 
- DSP/BIOSI 
• Boot ROM (4K x 16) 
- With Software Boot Modes 
- Standard Math Tables 
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Code Composer Studio (CCS) for C2000 is the software development tool for this DSP. Current 
version is V2.21. It is recommended to have only one CCS installed on one computer to avoid any 
confliction between applications. 
Matlab/Simulink provides the automated code generating tool for this DSP family. Users can 
communicate with the DSP via Matlab Link for CCS. Under most cases, users should develop their 
control algorithms in Simulink and use the automatic RTW tool to generate/build/download the 
code to target DSP and run the executable program in CCS. 
To use the digital controller system effectively and efficiently, certain skills/knowledge are 
required. Based on the complexity that might get involved during the development, two levels of 
users are defined: 
Level 1: Control Algorithm developers 
Example: motor control algorithm, digital pwm algorithm, filter designs, etc. 
You need to have knowledge on 
• basic usage ofMatlab/Simulink 
• fixed point data type, IQ math (just another form of fixed-point defmed by Tl) 
• discrete time signal processing -specifically, discrete time integration, sample/hold, 
delay, Z transform. 
• PWM parameter settings 
• Hardware configuration on the modular inverter and its control board. 
• Matlab GUI is a plus 
• Real-Time multitask scheduling is a plus. 
Level 2: Expanded function developers 
Example: DAC, Communication, Stand alone applications, etc. Especially when your needs are 
beyond the capability provided by our library functions. 
Except requirements to level 1 users, you also need knowledge on 
• CIC++ and Library functions for C281x provided by Tl. 
• S-Function in Matlab/Simulink 
• RTW(Real-Time Workshop) and TLC(Target Language Compiler) 
• Hardware on TI 320F2812 DSP is a plus. 
This document focuses on level 1 user. References will be provided to help level 2 users locate the 
necessary recourses. 
A knowledge tree below shows the required skills/knowledge and their relationships for each group 
of users. Bold text indicates key skil1 needed for that group of users. Real Time Data Transfer 
function is only available with the update of CCS 2.20+ and Matlab Rl4 SP2+. 
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Level 
1 
Level 
2 
Simulink 
Embedded Target Matlab Fixedpoint for Tl C2000 DSP Discrete Blocks 
Toolbox Toolbox 
Real Time 
Data ... 
..... 
Exchange 
A r 
.. S-Function and 
... TLC 
,, 
C/C++ RTW and Matlab Link to 
Embedded Coder - ccs 
• 
,, r 
Code Composer ~ p Studio 
Build options 
/Linker cmd t 
Parallel 
Port 
TU0003 
Matlab GUI 
A~ A~ + 
' RS232 
~ 
~ 
eZdsp2812 Board with Tl 320F2812 SCIA 
PWM ADC GPIO EXT-MEM 
DSP 
Hardware ,, 
I External Hardwares I 
Figure 1 Knowledge Tree 
1.2 Definitions 
TI Texas Instrument 
DSP Digital Signal Processing 
CCS for C2000 Code Composer Studio, a software development tool for F28lx provided by TI 
UUT Unit Under Test 
1.3 References 
F2812 family Home--- http://focus.ti.com/docs/prod/folders/printlsm320f2812.html 
1--
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2. User Interface 
2.1 Matlab/Simulink Environment Setup 
User will develop control algorithm under Simulink environment. To successfully run the process, 
several toolboxes are required. They are: Fixed Point Toolbox, RTW toolbox, Embedded Coder 
toolbox and Embedded Coder forTI C2000 Toolbox. Type "ver" at Matlab command window to 
see if all of those toolboxes are installed on the computer you plan to work on. We have one license 
for each toolbox for the whole group. Also, a Microsoft VC6.0 should be installed on the computer. 
Upon opening the Simulink Library browser, an "Embedded Target for TI C2000 DSP" item 
should show up on the left, all the build-in functions can be found under this group of library 
modules. 
l3 Simulink Library Browser GJ[::[:L8] 
~-··, 
tfJ·· ' 
I±l·· l .... 
COMA Reference Blockset 
Communications Blockset 
Control System Toolbox 
Embedded Target fot· TI C2000 DSP r· . f.... ~ C2000 Target Preferences 
l·--·· ~ C2400 DSP·Core Support 
tp--' 
~··' 
r 
~ ·' 
lf-1·. 
$"· 
tfJ"· i
l ·' ~ · 
!±J . . 
l"··· ~ C2800 DSP Cor-e Support 
j .... ~ C28x DMC Ubr ary 
l ... ~ C28x IQmath Library 
Embedded Target for TI C6000 DSP 
Fuzzy Logic Toolbox 
Instrument Control Blockset 
Neural Network Blockset 
Real-Time Workshop 
Real-Time Workshop Embedded ~oder 
Signal Processing Blockset 
Simulink Control Design 
Simulink Extras 
Stateflow 
System Identification Toolbox 
xPC Target 
Ready 
C2400 DSP Core Support 
C28x D M C Library 
C28x IQmath Library 
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The first thing to do after creating a blank model under Simulink is to choose the F2812 eZdsp 
target from "C2000 Target Preference" library. Now there should be a blank Simulink model 
window with target preference block, it should look like this: 
This block contains options for target board hardware configuration and compiler/linker 
preferences. You need to change some of the options to make it like this: 
P:'rt~tPI<'n J=~·I'JUdOptiOn$ 
DSPTgtPkg:CompilerOpljor}S. , 
(~JVe}'b'o se · 
(!JFalse . 
EJ F,unction(-o2) 
E) Yes 
D s PT gtP kg. Linke ro ptio n s 
~TnJ~ . 
· [~fnue 
8 Jntert'laLmemory.:_map 
nuu · .·. 
DSPTgtPkg.RunTimeOptions 
E) Build 
E]Halt 
DSPTgtPkg .C2800CCSLink . 
DSPTgtPkg.C2800Code(3eneraticin 
DSPTg.tPkg.eZdspF28{2osf:>soa~d 
F2812 eZqsp (Sp~ctruf11 Oigi~a:l) 
DSPTgtPkg . C2812DSP(~hip 
You might need to change the DSPBoardLabel option according to CC _SETUP defmition. See 
2.4.1 for more information. Other un-shown items should be kept as default. 
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Next Step is to configure the model parameters. Since the embedded software is running 
periodically forever, we need the model to be implemented in discrete time with no continuous 
state. Stop time should be inf under most cases. The solver setup page should be like: 
~ Configuration Parameters: untitled/Configuration [R} 
Setett: 
!···· ;Sg~e.( 
!···· D ?~ta I mport/E xpoft 
! .... Optimization 
$·· Diagnostics 
j ! .... S,atnple Time 
· ! .... Data Integrity 
j .... Conversion 
1 .... Connectivity 
j .... Compatibility 
, [ .... Model Referencing 
·1···· Hardware Implementation 
j .... Model Referencin-g 
9 .. Real-Time Workshop : 
!···· Comme.nts 
! .... symbols 
j .... Custom Code 
[ .... Debug 
L. lnterface 
Notice that the fundamental sample time must be fastest sample time in the model and all other 
blocks can only be run at integer times this rate. Faster tasks (blocks) have higher priority. 
Another page need to be configured is the Real-Time Workshop preference. It will look like this 
after you change the RTW system target file name to "ti_c2000_ert.tlc" from the 
Browse ... window. 
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·Diagnostics 
l.: .. Sample T~ 
j .... oata Integrity 
1--· Conversion 
; .... Connectivity 
!··-Compatib~ity 
L .. Model Referencing 
·. Haidware lrnplementation 
·Model Referencing 
Re-51-Tune 1~/orhhop 
; .... Comments· 
; .... symbols 
l-·-Custom Code i .... oebug 
l"- lnterface 
; .... Templates 
!. ... D'at~ Placement 
TU0003 
This finishes the configuration of the model. It is recommended to set the sampling color and data 
type of each port display options on from the simulink model window toolbar \Format\Port and 
Signal Displays option. 
2.2 Developing Control Model in Simulink 
In this part, we describe some key concept to build a control model. 
2.2.1 Fixed Point Datatype 
Assume you are familiar with the fixed point data concept. In Simulink, to assign certain datatype 
to a specific block is done by changing signal/parameter settings in the block property tab. For 
example, we want to use a 32bit fixed point gain of3.14159, and want 11100000 resolution on the 
output within +/-2000. Then we need to setup the signal data type and parameter data type as: 
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And 
32 /\-19 gives a resolution about 2e-6 for the fractional part of a 32bit number. And integer part 
gives us the range of 0 to +/- 4096, which would satisfy our requirements. 
Important: it is crucial to have all signals that may flow in the model/control be falling into the 
data range you have defined. It is especially true when dealing with discrete integrators because 
the stepsize in our model are usually very small. Rule of thumb: use 32 /\-16 for all arithmetic 
operations, use 32 /\-26 for critical integrator internal signals. Notice that 32 /\-26 have the integer 
part range from -32 to 32 only, it's important not to have it overflow. 
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2.2.2 IQ Math Library and DMC Library 
Under Simulink Library Browser, you can fmd C28x IQmath Library and DMC Library under 
Embedded Target for TI C2000 DSP toolbox. These are functions that would generate much more 
efficient code than using common Matlab blocks. 
When choosing arithmetic operation blocks, you should always use the one from IQmath library 
instead the ones from Simulink Block sets. For example, to implement a gain, instead of using the 
gain from Simulin\Math Operations\Gain, you should use a constant with proper data type and an 
IQN x IQN or other multiplication functions under IQmath Library. In the DMC Library, there are 
transforms that have already been implemented in an integrated block format. 
Some other functions like filters, discrete integrators should be implemented by blocks from 
S imulink\Descrete library. 
e··--
1±1··· : Communications Blockset 
Float to (QN 
·; 
· · Control System Toolbox · ~: ; Embedded 'i<>rget fOr TI C2000 DSP 
~-- .. ~ C2000 Target .Preferences 
!--·--~ C2400 DSP Core Support 
l---.. ~ C2800 DSP Core ·support 
l ..... ~ C28x DMC Library . 
L. ~ t28x !Qro~th Library 
Fractional part IQN 
' ffi.. i Embedded Target for TI C6000 DSP Fractional part fQ N x lnt32 $ ... iiJ Fuzzy Logic Toolbox 
I·· ., . Instrument Control s'lockset Integer part I Q N 
t!J .. IiJ Neural Network Blockset 
cl:J--· · . Real-Time Workshop $--· • Real-Time Workshop.Embedded Coder 
~- .. ' · Signal Processing Blockset 
$ ... : .Simu.link Control Design 
ff.! ... :_ Simulink Extras 
J ..... . Stateflow 
I±!--· ; Sys~em Identification Toolbox 
ffi· · ; xPC Target 
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2.2.3 Simulation 
After a model is built, the next step is to simulate the system to see if the control is functional as 
expected and we might need to make necessary changes to the parameters or control structure. 
The simulation is no different than an ordinary Simulink model simulation. You can use the scopes 
and display blocks. You should be able to use any analysis tool provided in Simulink environment. 
When simulating controller with continuous plant model, choose proper solver in the simulation 
configuration page. 
2.2.4 Integrate 1/0s and core functions of the DSP into the control 
It is recommended that the user to keep two copies of the model: One for simulation purpose and 
one for actual code generation purpose. The unit under test (UNT) should be kept identical in the 
two models. 
In the code generation model, we replace the dummy/test inputs from simulation model with 
interface blocks that are supported by this DSP. We also remove the non-codable blocks which 
includes all continuous blocks and display blocks for simulation purpose only. 
The I/0 blocks are under C2800 DSP core support tab in the library browser. 
~ Simulink Library Browser (~]_:_ ~ 
m.~ Simulink 
~---· COMA Reference Blockset 
!±1·-- , Communications Blockset 
! ~~--- Control Sy_stern Toolbox $·-- Embedded Targetfqr TI C2ooo·osp 
[ .. . ~ C2000 Target Preferences 
$···· 
rtJ··· 
r±l ··· 
t±J.,.' 
tl1·· 
! ..  ~ C2400 DSP Core Support 
C2800 DSP Core Support ~- -- - ·~ 
!· .. ~ C28x DMC l:.ibr ary 
I ,.~ C28x !Qmath Library 
Embedded Target for TI C6000 DSP 
F~zy Logic Toolbox 
Instrument Control Blockset 
Neural Network Blockset 
Real-Time Workshop 
Real-Time Workshop Embedded Code. ~ 
Signal Processing Blockset 
Simulink Control Design 
ffi··· Simulink Extras 
\·····II Stateflaw 
System Identifi~ation Toolbox 
hl :: :: .:: 
Ready 
Complete descriptions on these blocks can be found in the help files. 
- -- ------------------ - ------ -------------------------------
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2.3 Generate Code and Run It on DSP 
If all the software/toolboxes are installed properly and board configuration is correct, by clicking 
on the "build" button on top of the Simulink window, an automated process would be invoked and 
the code should have been built in CCS. Then an active CCS project should appear on the left side 
project manager window. In theory, the processor needs to be reset before loading the code into the 
target DSP. In practice, it might not be necessary. To load and run the program, select File/Load 
Program ... from CCS main window, the modelname.out executable file usually appears by default. 
Otherwise, you should be able to locate it manually under modelname_c2000_rtw/ directory. After 
the code is loaded in the DSP successfully, press F5 or choose "run" button to run the program on 
the target. If the target stops immediately after a run command, you might need to do File/Reload 
Program ... and run it again. The code generation may take around 1-2 minutes depending on the 
complexity of the model and the computer you are using. 
Explanations on some terms in this stage: 
Generate Code: Matlab Target Language Compiler (TLC) to compile the Simulink model into C 
code and other resources needed by later process. 
Create CCS Project: Matlab TLC creates a project file and include all necessary resources into the 
modelname _ c2000 _rtw directory. 
Build: CCS C compiler is invoked to compile the project source files into .obj files. 
Link: CCS Linker links all .obj files, library files from TI library into one executable 
modelname.out file. 
Load: CCS loader load the modelname.out file to the RAM on DSP according to the linker 
command file modelname.cmd, which was generated by Matlab during "Generate Code" stage. 
2.4 Errors, Faults and Exceptions 
Some common errors, faults, exceptions and their possible causes are presented in this section. 
2.4.1 Board name mismatch 
Symptom: After clicking the "Build" button, error message saying board name not matching the 
label defined in Target Preference Block. 
Cause: Board name defined in target preference block is different than that from CC_setup. 
Solution: Change the target preference board information to whatever indicated by error message. 
2.4.2 Could not find target board 
Symptom: After clicking the "Build" button, error message saying cannot find board. 
Cause: May caused by power loss on the target when Matlab is still running. 
Solution: Make sure the power is connected to the board then reset the board from CCS 
Debug/Reset Emulator. Then go to Matlab command window and type>> clear CCS_Obj. 
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2.4.3 Model contains ADC blocks won't work under internal memory mode 
Symptom: Loading error in CCS. Or the program is not running as expected if ADC is used and 
internal memory mode is selected in target preference block. 
Cause: Bug in Matlab when generating the model.cmd file. A DSECT is declared to a section that 
would be used in ADC initialization. A DSECT -ed code section will not be loaded to the DSP 
RAM by the loader. 
Solution: 2 ways, either one will work: 
1, go to C:\MATLABroot\toolbox\rtw\targets\tic2000\tic2000\src and open DSP281x_usDelay.asm 
file with any text editor, comment out the line of . sect 11 ramfuncs 11 with ";". 
2:goto C:\MATLABroot\toolbox\rtw\targets\tic2000\tic2000 and open 
ti c2800 cmd.tlc with any text editor, find the line of: 
ramfuncs : > PRAMHO, PAGE = 0, TYPE = DSECT 
Cross out the", TYPE= DSECT" part of this line. So it looks like: 
ramfuncs : > PRAMHO, PAGE = 0 
2.4.4 Over-run detected 
Symptom: After several tries of clicking the "run" button, the program goes to "Halt" position 
repetitively. 
Cause: Over-run is detected, CPU overloaded. 
Solution: Increase the stepsize in the model and recompile. Make sure that there are no unnecessary 
double precision or non-lookup-table type trigonometric functions in the model. 
3. An Example 
SW00025 folder contains documents (including this one) that are dedicated to the modular inverter 
control software architecture, which is based on Matlab/Simulink Embedded Coder forTI C2000 
toolbox. The eZdspLib.zip file contains the matlab code and model needed for Modular Inverter 
dsp software generation and execution. 
Extract the file to a folder that you are working under, and make sure this folder is included in the 
matlab path setting. Keep the HyperTerminal file some where convenient for easy access. Navigate 
in the matlab path selection tab and make the current work directory is your matlab 
pth/eZdspLibNperHzTest. Two models are provided. One is using Serial communication the other 
is using RTDX communication. ezdsp2812_vphz32 is to be used with the HyperTerminal file you 
extracted earlier. ezdsp2812_vphz32_wRTDX is used with .m file under the same directory. 
Software Development Guide for Modular Inverter 
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4. Create Flash Based Project 
SW00025 also contains a Flash_Based.zip file. It is the project that derived from V/Hz project in 
the example but suitable to run as stand alone program. 
To make a project generated from Matlab flashable. Follow the steps listed below: 
i. Replace the .cmd file generated from MatlabiSimulink with the one in Fash_Based.zip 
.cmd file. Change the file name to your project name. 
ii. Add two files to the project by right click on project_ name and choose Add files ... in CCS: 
coecsl.c and DSP281x CodeStartBranch.asm 
iii. Add one line in YourProjectName_main.c in main() so that it looks like: 
void main(void) 
{ 
init_ COECSL(); II memcpy from Flash to RAM 
init_ board(); 
} 
iv. Right click on project name, choose Build Option ... click on Linker tab; change one of the 
linker options from -cr to -c. 
v. Change the jumper 7 position from 2-3 to 1-2 on the DSP board. 
vi. Re-compile and build the project under CCS. DO NOT RECOMPILE UNDER 
SIMULINK, OTHERWISE YOU LOSE ALL YOUR WORK. 
vii. Instead of "loading" your program to the RAM, now you need to use flash programmer 
under CCS tools to bum the flash. 
VBI. After the process is done, reset the DSP and it should go. 
NOTES: 
1. All work in this chapter is not related to MatlabiSimulink any more. Work solely under CCS. 
2. CCS software package that comes with the boards doesn ' t have a functional flash programmer. 
Need to update the flash API patch, which can be obtained from c2000flashprogsw_vll2.zip 
under SW00025 directory. Or please check the latest version ofCCS. 
3. To save your work, change the directory name so that MatlabiSimulink won ' t erase it next time 
you recompile your model. Move it to a safer place. 
4. Don't forget to change the jumper back to its original position when done. 
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A1 A1 -RESET GD -RESET_GD VGD HA+ VGD HA+ VA+• "VA+ COM_A 
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A2 A2 AA2 AA2 VGD-H8+ VGD-H8+ VA-- '::VA-
-A2 -A2 881 881 VGD-H8- VGD-H8-
VD+• 81 B1 BB2 BB2 VGD -HC+ VGD-HC+ '::VD+ COM_D 
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D B2 B2 CC2 CC2 VGD-HD+ VGD-HD+ WWWWWI 
V_VS+: 
D 
-B2 -B2 DD1 DD1 VGD-HD- VGD-HD- I I I I~ '::V_VS+ 
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-C1 -C1 -GD_ENA8LE -GD_ENABLE VGD-=-L- VGD=L- c.) 00000 0 (!)(!) C> C> C> 
C2 C2 ~· -C2 -C2 POWER D1 D1 
-D1 -D1 
r- D2 D2 1-
-D2 -D2 GDD1 E 
ENABLE ENABLE GDC1-E 
-ENABLE -ENABLE 
1:-FAULT_GD_A 
GDB1-E 
uC-RESET uC-RESET -FAULT_GD_A~ GDA1-E 
-uC-RESET -uC-RESET GDLow:E 
FAULT ;FAULT -FAULT_GD_8~ 1:-FAULT_GD_B 
-FAULT -FAULT 
-FAULT_GD_C~ 1:-FAULT_GD_C MOSFET RES1 RES1 
c -RES1 -RES1 -FAULT_GD_D~ ::-FAULT_GD_D 
GS A1 GS A1 c RES2 RES2 GS-A2 GS-A2 
-RES2 -RES2 GS-B1 GS-B1 
RES3 RES3 GS-B2 GS-B2 
-RES3 -RES3 GS-C1 GS-C1 
RES4 RES4 ~0)(.)0 GS-C2 GS-C2 
-RES4 -RES4 I I I I GS-D1 GS-D1 (.)(.)(.)(.) GS=D2 GS=D2 0000 
~-ov I I I I ~ A1 E A1 E + 
LOGIC B1-E B1-E 
C1-E C1-E 
D1=E D1=E 
DC2+i i;Dc2+ 
Analoo DC+.lll Ill DC+ 
~-ov 
DC-.,. r-DC-
AA2~ -~0)(.)0 
B I I I I BB2~ - GD B (.)(.)(.)(.) CC2 0000 
lA lA I I I I DD2 Voltage Meas. IB IB 
IC IC WA WA DC~~ -ID ID WB WB GDLow_E -
KELVIN1 KELVIN1 we we 
I BUS I BUS WD WD A A 
1- v:Bus V BUS W_BUS W_8US B B 
-T1 T1 c c ~~g@ 
T2 T2 D D 
KELVIN2 KELVIN2 VM PE I KELVIN3 KELVIN3 IIA ... VA VA 
VB VB liB .lll 
vc vc IIC.lll 
VD VD IID.lll ... 
A KELVIN4 KELVIN4 A 
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VA+ 
U1 
D 
"' >
+ 
Vout 
~ 
0 
(.) 
LM35 
c 
VA+ 
U3 
"' >
+ 
Vout 
~ 
0 
(.) 
LM35 
B 
A 
Temperature Measurement 1 
VA+ 
)) TM1 
1k R3 4k99 
cs 0.1u C24 200p 
Cut-off: 320 KHz 
Cut-off: 1 .6 KHz 
Temperature Measurement 2 
VA+ 
)) TM2 RB 1k R7 4k99 
C6 0.1u C24 200p 
Cut-off: 320 KHz 
Cut -off : 1. 6 KHz 
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VA+ 
~ 
IC2441C245 lc1 Ic2 D I01u I01u J01u T01u COM_A<l 
C3 C4 
1;J01u 
-
Cap. for IC-supply 
c 
20°C correspond to 1 V output signal . 
B 
A 
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D 
c 
B 
A 
Bus Voltage Signal Filtering and 
Overvoltage Detection 
R9 499k 
01 
1N4742 
VD+ 
Hysterisis Band of O.OSV 
Bus Current Calculation 
(adds phase currents in bottom 
switch of each phase leg) 
VA~~------~~ 
VA.~4-----~--~ 
IIA 
liB 
IIC 
liD 
VA+ 
Choose adequate resistance in terms of noise level seen on 
the bus voltage signal (ripple introduced through 
isolated-voltage amplifier and front end rectifier) . 
-ov 
Trip Level: 
9.3 V == 117% of nominal de bus voltage 
(8 V == nominal de bus voltage) 
VA+ 
TP2 
itle 
VA+ 
hca 
COM_A~0.1u 
"'~ _lcs _lc1o P01u 
Cap. for IC-supply 
Cut-off: 796kHz Analog Design for Power Stage, bus overvoltage detection, bus current calculation 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
ALL RIGHTS RESERVED 
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ev 
4 
c 
B 
A 
~ ~~~~~~~~~~~~~~~~~~~~~~~~~~ 
D 
Overcurrent Detection 
(Phase A & B) 
02 
1N4742 
VA+ 
Trip Level: 
9.71 V == 216% rated RMS current 
(4.5V ==max. rated RMS current) 
Hysterisis Band of 0.04V 
R23 499k 
VO+ 
-OC_A 118 
03 
1N4742 
VA+ 
c IIA 
B 
A 
Cut-off: 
Cut-off: VA+ 
VA+ 1 C20 I C21 I C22 I C23 I C2361 C237 
Cap. for IC-supply 
0.1u 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
ALL RIGHTS RESERVED 
Hysterisis Band of 0.04V 
R24 499k 
VO+ 
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-oc_s 
24 
ev 
4 
D 
c 
B 
D 
c 
B 
A 
Overcurrent Detection 
(Phase C & D) 
Trip Level: 
VA+ 
9.71 V == 216% rated RMS current 
(4.5V ==max. rated RMS current) 
IIC 
D6 
1N4742 
Cut-off : 
VA+ 
Hysterisis Band of 0.04V 
R39 499k 
VD+ 
1 C32 I C33 I C34 I C35 I C2401 C243 
0.1u 
C241 
Io'" To'" To'" To'"To'" Jo'" 
Cap. for IC-supply 
-oc_c 
VA+ 
liD 
D7 
1N4742 
VA+ 
Cut-off: 796kHz 
VA+ 
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4 
Hysterisis Band of 0.04V 
R41 499k 
VD+ 
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-oc_D 
24 
ev 
4 
D 
c 
B 
A 
D 
c 
B 
A 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Generate Analog Signals for Control Box 
IIA 
liB 
IIC 
liD 
VA+ 
1C40 IC411C42 
0.1u 
C45 
J"'" I"'" T"'" 
v -
Cap. for IC-supply 
lA 
IB 
IC 
ID 
V_BUS 
T1 
T2 
I_BUS 
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WA 
VA D 
WB 
VB 
c 
we 
vc 
WD 
VD B 
A 
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D 
c 
B 
A 
l_in 
Current-Transducer: 
400V I 40A Inverter: 
400V I lOA Inverter: 
lOOV I 40A Inverter: 
l_in 
-
1 l_out_4 
l_in_2 l_out_5 
l_in_3 l_out_6 
V_plus 
V_minus 
Current_ Transducer 
LAH 100-P 
LAH 2S-NP 
LAH 100-P 
M 
l_in_1 I_ out_ 4 
~11----'--1 l_in_2 l_out_5 
VA+ 
1:1C49 
T0.1u T0.1u 
v~ 
Cap. for Current 
Sensor's supply 
l_in_3 l_out_6 
VA+ 1k8 
~C51 
COM_}l __ T~0.1u 
~C53 
Po'" 
Cap. for re-supply 
1k8 
Cut-off: 
442kHz ... 3.54MHz 
R53 10k 
C46 150p 
1st order low pass filter: 
cut-off 106 kHz 
_rnA 
Scaling of current signal: 
4.SV == RMS current 
for all inverter types 
R56 10k 
C47 150p 
1st order low pass filter: 
cut-off 106 kHz 
_mB 
Current ranges for 40A (lOA) Inverter (RMS current) 
SA (2.SA) =>All positions open 
lOA (SA) => Pos. 1 closed 
20A (lOA) => Pos. 1&2 closed 
40A (20A) => All pos. closed 
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D 
c 
B 
A 
D 
c 
B 
A 
J_in 
-
1 l_out_4 
J_in l_in_2 l_out_s 
l_in_3 l_out_6 
V_plus 
M 
V_minus 
Current_ Transducer 
Current-Transducer: 
400V I 40A Inverter: 
400V I lOA Inverter: 
lOOV I 40A Inverter: 
LAH 100-P 
LAH 2S-NP 
LAH 100-P 
l_in 
VA+ 
l:lC57 
T0.1u T0.1u 
v~ 
Cap. for Current 
Sensor's supply 
J_in 
-
1 l_out_4 
J_in_2 l_out_S 
l_in_3 l_out_6 
V_plus 
M 
V_minus 
Current_ Transducer 
1k8 
VA+ 
~C59 
COM_}t T0.1u T0.1u 
~C61 
Po'" 
Cap. for IC-supply 
1k8 
Cut-off: 
442kHz ... 3.54MHz 
R59 10k 
C54 150p 
1st order low pass filter: 
cut-off 106 kHz 
Scaling of current signal: 
4.SV == RMS current 
for all inverter types 
R62 10k 
css 150p 
1st order low pass filter: 
cut-off 106 kHz 
_mD 
Current ranges for 40A (lOA) Inverter (RMS current) 
SA (2.SA) =>All positions open 
lOA (SA) => Pos. 1 closed 
20A (lOA) => Pos. 1&2 closed 
40A (20A) => All pos. closed 
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D 
c 
B 
A 
D 
A1 
-A1 
A2 
-A2 
B1 
-B1 
B2 
-B2 
C1 
-C1 
C2 
-C2 
01 
-01 
02 
-02 
c ENABLE 
-ENABLE 
FAULT 
-FAULT 
uC-RESET 
-uC-RESET 
RES1 
-RES1 
RES2 
-RES2 
RES3 
-RES3 
RES4 
-RES4 
B 
A 
4 
J1 
Logic Signals 
J2 
VA 
VB 
vc 
VO 
Analog Signals 
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Connector to Control Board for Power Stage 
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ev 
4 
D 
c 
B 
A 
VO 
D 
c 
B 
A 
Vin+ 
Vin-
Vcc1 
GN01 
RESET_ 
FAULT_ 
Vled1+ 
-RESET_G 
VIed-
HCPL-316J 
AA2 
-GO_ENABLE 
-RESET_G 
Additional notes: 
VE 
Vled2+ 010 011 012 
OESAT 
Vcc2 
Vc 
Vout C67 
VEE 0.1u 
VEE' 
Jumpers J3 & J4: 
- lOOV I 40A and 400V I lOA Inverter (MOSFETs) : 
18 Gage jumpers from Pins 1-2 (Gate), 3-4 (Source), 5-6 (Drain) . 
- 400V I 40A Inverter (IGBTs) : 
013 014 
18 Gage wires from IGBT Gate to Pin 1, IGBT Emitter to Pin 3, IGBT Collector to Pin 5. 
Leave Pins 2, 4, 6 unconnected. 
Negative bus 
Vin+ VE 
Vin- Vled2+ 
Vcc1 OESAT 
GN01 Vcc2 
RESET_ Vc 
FAULT_ Vout 
Vled1+ VEE 0.1u 100u 
VIed- VEE' 
HCPL-316J 
S_A1 
1_E 
C2+ 
S_A2 
- All resistors used should be 0.5 watt 1% TOL. COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
- All capacitors should be ceramic and at least a 25V rating. ALL RIGHTS RESERVED 
- For lOOV I 40A Inverter use 1N4148 Diodes. 
- For 400V I 40A and lOOV I lOA Inverter use ONE MUR160 Diode and short other terminals together. 
- Cg provides the flexibility of adding more gate capacitance, but is in general not stuffed. 
Values for Rg and Rc: 
- lOOV I 40 A Inverter: Rg=l5 I Rc=O 
- 400V I 10 A Inverter: Rg= 47.5 (can be li4W) I Rc=O 
- 400V I 40 A Inverter: Rg= 47.5 (can be li4W) I Rc=O ev 4 
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D 
c 
B 
A 
Vin+ VE 
Vin- Vled2+ 
o VD~-.--~------------~ Vcc1 DESAT 
c 
B 
A 
C81 
-RESET_G 
-FAULT_GD_B 
GND1 Vcc2 
RESET_ Vc 
FAULT_ Vout 
Vled1+ VEE 
VIed- VEE' 
HCPL-316J 
Jumpers JS & J6: 
- lOOV I 40A and 400V I lOA Inverter (MOSFETs) : 
18 Gage jumpers from Pins 1-2 (Gate), 3-4 (Source), 5-6 (Drain) . 
400V I 40A Inverter (IGBTs) : 
18 Gage wires from IGBT Gate to Pin 1, IGBT Emitter to Pin 3, IGBT Collector to Pin 5. 
Leave Pins 2, 4, 6 unconnected. 
Vin+ VE 
Vin- Vled2+ 
VD Vcc1 DE SAT 
GND1 Vcc2 
RESET_ Vc 
FAULT_ Vout 
Vled1+ VEE 
VIed- VEE' 
HCPL-316J 
Additional notes: 
- All resistors used should be 0.5 watt 1% TOL. 
- All capacitors should be ceramic and at least a 25V rating. 
- For lOOV I 40A Inverter use 1N4148 Diodes. 
C94 
0.1u 
Negative bus 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
ALL RIGHTS RESERVED 
- For 400V I 40A and lOOV I lOA Inverter use ONE MUR160 Diode and short other terminals together. 
- Cg provides the flexibility of adding more gate capacitance, but is in general not stuffed. 
Values for Rg and Rc: 
- lOOV I 40 A Inverter: 
- 400V I 10 A Inverter: 
- 400V I 40 A Inverter: 
Rg=l5 , Rc=O 
Rg= 47.5 (can be li4W), Rc=O 
Rg= 47.5 (can be li4W), Rc=O 
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D 
c 
B 
S_B2 
A 
D 
c 
B 
A 
-RESET_G 
-FAULT_GD_C 
-RESET_G 
Additional notes: 
Vin+ VE 
Vin- Vled2+ 
Vcc1 DE SAT 
GND1 Vcc2 
RESET_ Vc 
FAULT_ Vout 
Vled1+ VEE 
VIed- VEE' 
HCPL-316J 
Jumpers J7 & J8: 
- lOOV I 40A and 400V I lOA Inverter (MOSFETs) : 
18 Gage jumpers from Pins 1-2 (Gate), 3-4 (Source), 5-6 (Drain). 
400V I 40A Inverter (IGBTs) : 
18 Gage wires from IGBT Gate to Pin 1, IGBT Emitter to Pin 3, IGBT Collector to Pin 5. 
Leave Pins 2, 4, 6 unconnected. 
Negative bus 
Vin+ VE 
Vin- Vled2+ 
Vcc1 DESAT 
GND1 Vcc2 MUR160 MUR160 MUR160 MUR160 MUR160 
RESET_ Vc 
FAULT_ Vout C112 
Vled1+ VEE 0.1u 0.1u 
VIed- VEE' 
HCPL-316J 
S_C1 
1_E 
D 
c 
S_C2 B 
C-
1_E 
-All resistors used should be 0.5 watt 1% TOL. COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
- All capacitors should be ceramic and at least a 25V rating. ALL RIGHTS RESERVED 
- For lOOV I 40A Inverter use 1N4148 Diodes. 
- For 400V I 40A and lOOV I lOA Inverter use ONE MUR160 Diode and short other terminals together. 
- Cg provides the flexibility of adding more gate capacitance, but is in general not stuffed. 
A 
Values for Rg and Rc: 
- lOOV I 40 A Inverter: Rg=l5 I Rc=O 
- 400V I 10 A Inverter: Rg= 47.5 (can be li4W) I Rc=O 
- 400V I 40 A Inverter: Rg= 47.5 (can be li4W) I Rc=O ev 4 
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4 
VD 
D 
c 
B 
A 
DD1 
- GD_ENABLE 
DD2 
-GD_ENABLE 
Additional not es : 
Vin+ VE 
Vin- Vled2+ 
Vcc1 DESAT 
GND1 Vcc2 
RESET_ Vc 
FAULT_ Vout TP17 C121 
Vled1+ VEE 0.1u 
VIed- VEE' 
HCPL-316J 
Jumper s J9 & JlO: 
lOOV I 40A and 400V I lOA Inverter (MOSFETs) : 
18 Gage jumpers from Pins 1-2 (Gate), 3-4 (Source), 5-6 (Drain) . 
400V I 40A Inverter (IGBTs) : 
18 Gage wires from IGBT Gate to Pin 1, IGBT Emitter to Pin 3, IGBT Collector to Pin 5 . 
Leave Pins 2, 4, 6 unconnected . 
Negative bus 
Vin+ VE 
Vin- Vled2+ 
Vcc1 DE SAT 
GND1 Vcc2 
RESET_ Vc 
FAULT_ Vout C132 
Vled1+ VEE 0.1u 
VIed- VEE' 
HCPL-316J JUMPER3 
DD1_E 
S_D1 
1_E 
DLow_E 
S_D2 
C-
1_E 
-All resistor s used should be 0.5 watt 1% TOL. COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
- All capacitors should be ceramic and at least a 25V rating. ALL RIGHTS RESERVED 
- For lOOV I 40A Inverter use 1N4148 Diodes. 
- For 400V I 40A and lOOV I lOA Inverter use ONE MUR160 Diode and short other terminals together . 
- Cg provides the flexibility of adding more gate capacitance, but is in general not stuffed. 
Values for Rg and Rc: 
- lOOV I 40 A Inverter: Rg=l5 I Rc=O 
- 400V I 10 A Inverter: Rg= 47.5 (can be li4W) I Rc=O 
- 400V I 40 A I nverter: Rg= 47.5 (can be li4W ) I Rc=O ev 
4 
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c 
B 
A 
D 
c 
B 
A 
TIME<5>))>------------. 
TIME<4>))>-----------------. 
TIME<3>))>--------.. 
TIME<2>))")-------------. 
TIME<1 >))")----------. 
TIME <0>). '")-----------. 
,-------------------<((TIME<G> 
r-----------------<<<TIME<7> 
r-------------------<<<PWR_UP 
r----------------------------<<<MODE 
,..-------------)) FAULT_D 
,..------------)) FAULT_C 
:~ 
CLK ),.. OM D ,----------------------)) FAULT _A ::-:~~ If v,~ » FAULT_B 
- ~;la~~~uu~~~~~l~l&l~lalalgl~[~~~~ 
U~ ~~~~~~~·MN-~~~~~~~~~~ 
1· - (.)(.)<!) 0 ui-I->------------J1"""--l/ GCK3 <!J<!J U<!J<!J GSR ~::t....-----------)) GD_FAULT 
>------------J1~~ 13 > VCCINT 2......] VD+ 62_1~( A2_1 ~( >------------J1A.~ 14 72 1-
>-------......------J~~~ G15ND 7701 1-L..L.------------)) OOVc __ FFAAUULLTT 
> 
_____ c_o_M _  o_(...;Jt~::---....~1.u.lu..7Y-t 17 69 l-.l..liE;;·q....._+-11) » 
C1_1 ~< 
01_1 ..... 
RE S1l 1
, _ co . COM_D 
)--------------------L.iol My 18 68 ~C2 ~ 021 
uC R ESE 
>------------J1~q19 67~~~7-~---------~ >---------~?~020 66~~4';;~,~-+----------~ 
>-----------'?~1 21 65 ..Ji5...__ 
OC A 
oc:8 
VDi1:c-..:>----""~~~ VCCIO VCCIO 1-~~~---o:;VD+ 
RES2_1~~) 23 63 f--looloW.....--------,-------< 
'Y. ?4 24 4';? >-.,.._ _______ ~?=-!!> XC95108_PC84 62 I--'U-4';
1
--------.,.------< 
------~-+ T~CO~M~D--25_~~25 61 1-~4';0--,~~.0-M_D _______ -< 
TP27)>--' /1 - r?7 ~GND *~g !>Q 1/' - ))TDO ...,.TP19 -------~\.,tr_~?~A TDI '\R 1 Q _AA1 
-------------------"?"""'--iq TMS ;~ " 7 //-GD FAULT A ::;,TP21 
"'ln "~ '" - - 1 8JAA2 
----4.---------'"'l.;wt·1y TCK 56 "" 882 
::l? 31 1- 55 " 4 T ::;,_ '.------"'~ 32 Z 54 TP26 >---------~ o o o ~B81 ~ ~ ~ ~ ~ ~ ~ ~ ~ t5 ~ ~ ~ ~ C;; ~ t5 g U) ~ ~ ~TP23 
ENA 8LE1 
TP 2~ 
FAU L T1 ~'" 
RES3_ OUT~ 
TDI<~ TMS( 
TCK< 
RES4_ o~;2~ 
-GD_FAU LT_D), 
T P2 
DD 2 11*1t 1--._ _________ ~~ I~ 1~11*1*1• I~ lc-~ 
T P2~ 1 
) 
VD+ ~-D ((-GD_ FAULT_8 
-RESET_G COM_ D 
TP29 
DD1 
-GD_FAULT_C))·>---------------------------------------~ 
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T 
C1 
<r P28 
T 
C2 
<r P31 
T 
GD_ENA8LE 
<T P30 
Logic Design for Power Stage, XC95108 Interface 
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4 
D 
c 
B 
A 
RNS 9x100 SIP 
D 
VD+ 
c 
-FAULT_GD_ "">-------))-GD_FAULT_A -FAULT_GD_ 
C135 
B 
T10n 
"7coM_D 
-FAULT_GD_ >----.-))-GD_FAUL T _B -FAULT_GD_ 
C139 
A 
T1on 
"7coM_D 
VD+ 
R95 
10k 
T10u 
~OM_D 
1-16 : 
17-18: 
"">--------))-GD_FAUL T _C 
C136 
T10n 
"7coM_D 
~------))-GD_FAUL T _D 
C140 
T10n 
"7coM_D 
Indication LEDs 
RESET-Button 
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ALL RIGHTS RESERVED 
J12 
~01" 
COM_D 
Cap. for IC-supply 
Logic Design for Power Stage (1) 
heet 
FAULT 
-FAULT 
RES3 
-RES3 
RES4 
-RES4 
15 of 
D 
c 
B 
A 
24 
D 
c 
B 
A 
C1 
-C1 
C2 
-C2 
D1 
-D1 
D2 
-D2 
A1 
-A1 
A2 
-A2 
81 
-81 
82 
-82 
R100 
143 
R101 
143 
uC-RESE 
RES1 
-RES1 
RES2 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
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R102 
200 
R108 
200 
R111 
200 
R117 
200 
VD+ 
~141~142~143~144 
TP34 
I'" 1'" 1'" -r,, 
COM_D Cap. for IC-supply 
COM_D 
R105 1k 
R109 1k 
COM_D 
R112 1k 
VD+ 
Important signals are forced to zero in case of 
disconnected cable . The three resistor values in 
parallel (lk,200,lk) equal to 143 Ohms, which 
corresponds to the ribbon cable impedance. 
Logic Design for Power Stage (2) 
December 06 2005 heet 16 of 24 
D 
c 
B 
A 
VD+ for 
VD+ 
C154 
+ 
0 
I'" T10u 1'" T'Ou 1'" T10u 1'" T10u 1'" T10u 
COM_D 
c 
B 
A 
VD+ A.56 
Cap. for IC-supply 
--p.1u -p.1u 
COM_~ 
JP1 VD+ 
MODE((~ 
JUMPER2 COM_D 
HIGH: Only top gate 
signals available 
LOW: All signals available 
RN6 9x1 Ok SIP 
VD+ 
highest bit 
t-+-++-+-+-+-l--)) TIME<7> 
...._.-+-+4-+-+--)) TIME<6> 
..-t-+-+--irt---)) TIME<S> 
.....-t-+-+-t--)) TIME<4> 
..-t-+--t--)) TIME<3> 
t-+-t--)) TIME<2> 
)) TIME<1> 
)) TIME<O> 
bit 
WDIP-8 Dead time selection: 
VD+ 
td = (decimal number + 1) * SOns 
VD+ 
VD+ 
VD+ 
ENABLE~ 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
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))-FAULT_B 
VD+ 
))-GD_FAULT FAULT_~ 
))-FAULT_C 
VD+ 
))-OC_FAUL T OV_FAUL ~ 
))-ENABLE1 
VD+ 
Logic Design for Power Stage (3) 
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4 
D 
c 
B 
A 
DC2+ 
D D----J 01 IRFPS3815 
Film cap, 
placed 
close to 
FET. pair 
as 
IRFPS3815 
Phase A IGBT 
connection 
lOOV I 40A Inverter: 
MOSFET: IRFPS3815 
9 400V I lOA Inverter: 
MOSFET: IRFPS40NSOL 
400V I 40A Inverter: 
IGBT-Module : BSM100GB60DLC 
Electrolytic Caps: Panasonic 
Part #: ECET2WP122FA 
C158 
0.56u, 630V 
B1_E 
1200u, 450V 
D---J 06 IRFPS3815 
J25 
CON1 Phase B IGBT 
J26 connection CON1 
J27 
CON1 
CM 
l_in D 
l_inC 
Film Caps : Cornell Dubilier ..__ ___ !_in A 
lOOV I 40A · Inverter: 0.56uF, 630V 
Part #: DME6P56K 
A 400V I lOA Inverter: 0.56uF, 630V 
Part #: DME6P56K 
400V I 40A Inverter : 2uF, lkV 
Part # : SCD205K102A3Z25 
CM 
03 
IRFPS3815 
Film cap, C159 
placed 
close to 0.56u, 630V 
FET pair 
07 
IRFPS3815 
J31 
CON1 Phase C IGBT 
J32 connection CON1 
J33 
CON1 
l_outA 
l_out B ____ __, 
l_out c•------' 
l_out o•-------' 
l_mA 
l_m B 
l_m C 
l_mD 
e>-J 
Film cap, 
placed 
close to 
FET pair 
D1_E 
J37 
CON1 
J38 
CON1 
J39 
CON1 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
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04 
IRFPS3815 
D 
Film cap, 
C160 placed 
0.56u, 630V close to FET pair Electrolytic caps 
for de bus 
stabilization 
08 + C162 
IRFPS3815 1200u,450V c 
C-
J43 
Phase D IGBT CON1 
connection J44 CON1 
J45 
CON1 
B 
A 
MOSFETS and Power Connections 
December 06 2005 heet 18 of 24 
D 
c 
8 
A 
4 
NTCs limit inrush current on +/-lSV 
supply voltage from Kyosan power supply. 
o.w 
Input capacitors for 
analog power level. 
VA+ 
lc1s4 lc1ss 
0.1u 
VA+ 
Input capacitors for 
logic power level. 
VA+ 
COM_D 
Power 
control LEDs 
COM_A 
VA+ 
VA~J58 
COM 
VA MTA100-3 
Low-side power supply 
J59 
GDLow_E 
MTA100-4 
~ 
_lcHo lc111 
~ 
_lc17a lc179 
VD+ VD+ VD+ 
t:J_C195 
T10u T0.1u 
COM_~ 
t:l_c,., 
T10u T0.1u 
COM_~ 
t:J_C191 
T10u T0.1u 
COM_~ 
Stabilizing capacitors for analog and 
logic power . 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
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0.1u DC-
Note to J70: 
This connection can be closed 
in order to eliminate ground loops from 
one low-side gate drives to another. 
If corrected, all traces going to the 
low-side gate drives ground planes 
need to be cut. See design 
document for a detailed explanation. 
Analog and Logic Power Supply Connectors 
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D 
c 
8 
A 
D 
c 
DC+ 
B 
A 
De Bus Voltage Measurement: 
Rated de bus voltage = 8V ® VV BUS 
(-150mV ® input of isolated amplifier) 
For lOOV I 40A Inverter: 
use 124k resistors for Rv (4 serial) 
For 400V I lOA Inverter : 
use 499k resistors for Rv (4 serial) 
For 400V I 40A Inverter: 
use 499k resistors for Rv (4 serial) 
Range adjusting necessary 
due to uncertain gain off 
isolated amplifier to get 
8V @ VV_BUS at RMS 
voltage input. 
VA+ 
1C196 
VD+ V VS+ 
1C198 ~C200 COM_q0.1u 
R126 Rv C201 101u F0.1u 
VDD1 VDD2 
VOUT+ 
VIN- VOUT-
~----~._--~----~~ GND1 GND2 
Cut-off: > 339kHz HCPL-7800A 
Isolated voltage amplifier 
T0.1u 
COM_D 
VA-
Cap. for IC-supply 
R136 6k81 
C20 68p 
Cut-off: 344kHz 
GDLow_E 
R138 1k 
C26 470p 
Cut-off: 339kHz 
VA+ 
Off de 
C261 
VA- Offset compensation: 
Range -0.9V ... 0.9V 
W_BUS 
Isolated Voltage Measurement, Bus Voltage 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
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4 
D 
c 
B 
A 
D 
A 
c 
B 
A 
Phase A Voltage Measurement: 
Rated de bus voltage = 8V @ VVA 
(-150mV @ input of isolated amplifier) 
For lOOV I 40A Inverter: 
use 124k resistors for Rv (4 serial) 
For 400V I lOA Inverter: 
use 499k resistors for Rv (4 serial) 
For 400V I 40A Inverter: 
use 499k resistors for Rv (4 serial) 
Range adjusting necessary 
due to uncertain gain off 
isolated amplifier to get 
8V @ VV BUS at RMS 
voltage-input. 
R140 Rv 
VA+ 
1C204 
COM_n_I 0 .1U 
"Jl C209 
VD+ 
1C205 
V VS+ 
~C207 
T0.1u 
VA-
T0.1u 
-?coM_D 
Fo'" 
GDLow_E 
Cap. for IC-supply 
VDD1 VDD2 
VOUT+ 
VIN- VOUT-
GDLow_E ~~--*----4--~ GND1 GND2 
Cut-off: > 339kHz HCPL-7800A 
Isolated voltage amplifier VA-
R150 6k81 
C211 68p 
Cut-off: 344kHz 
R152 1k 
C264 470p 
Cut-off: 339kHz 
VA+ 
Off VA 
C265 
VA-
Offset compensation: 
Range -0.9V .. . 0.9V 
WA 
Isolated Voltage Measurement, Phase A 
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A 
Phase B Voltage Measurement: 
Rated de bus voltage = 8V ® VVB 
(-lSOmV ® input of isolated amplifier) 
For lOOV I 40A Inverter: 
use 124k resistors for Rv (4 serial) 
For 400V I lOA Inverter: 
use 499k resistors for Rv (4 serial) 
For 400V I 40A Inverter: 
use 499k resistors for Rv (4 serial) 
VA+ 
1C212 
VD+ 
R154 Rv 1C213 COM_<t-I0.1" 
C217 
10'" T0.1u 
COM_D 
VA-
Cap. for re-supply 
VDD1 VDD2 
VOUT+ 
VIN- VOUT-
~-+---.----.-~~GND1 GND2 
> 339kHz HCPL-7800A 
V VS+ 
Range adjusting necessary 
due to uncertain gain off 
isolated amplifier to get 
SV @ VV BUS at RMS 
voltage-input. 
~C215 Fo'" 
GDLow_E 
Isolated voltage amplifier VA-
R164 6k81 
R166 1k 
C21 68p 
Cut-off: 344kHz 
C26 470p 
Cut-off: 339kHz 
VA+ 
C269 
VA- Offset compensation: 
Range -0.9V ... 0.9V 
WB 
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4 
D 
c 
B 
A 
D 
c 
c 
B 
A 
Phase C Voltage Measurement: 
Rated de bus voltage = 8V @ VVC 
(-lSOmV @ input of isolated amplifier) 
For lOOV I 40A Inverter: 
use 124k resistors for Rv (4 serial) 
For 400V I lOA Inverter: 
use 499k resistors for Rv (4 serial) 
For 400V I 40A Inverter: 
use 499k resistors for Rv (4 serial) 
VA+ 
V VS+ 
Range adjusting necessary 
due to uncertain gain off 
isolated amplifier to get 
8V @ VV BUS at RMS 
voltage-input. 
1C220 
VD+ ~C223 R168 Rv 1C221 COM_<l-I0.1" 
C225 
10'" T0.1u 
COM_D 
VA-
Cap. for re-supply 
VDD2 
VOUT+ 
VIN- VOUT-
GDLow_E >-._ __ ._ __ _. __ ~ GND1 GND2 
Cut-off: > 339kHz HCPL-7800A 
Isolated voltage amplifier 
Fo'" 
GDLow_E 
VA-
R178 6k81 
C22 68p 
Cut-off: 344kHz 
R180 1k 
C27 68p 
Cut-off: 344kHz 
VA+ 
C273 
VA- Offset compensation: 
Range -0.9V ... 0.9V 
...----...,.-<ITP71 
we 
Isolated Voltage Measurement, Phase C 
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D 
c 
A 
PhaseD Voltage Measurement: 
Rated de bus voltage = 8V ® VVD 
(-lSOmV ® input of isolated amplifier) 
For lOOV I 40A Inverter: 
use 124k resistors for Rv (4 serial) 
For 400V I lOA Inverter: 
use 499k resistors for Rv (4 serial) 
For 400V I 40A Inverter: 
use 499k resistors for Rv (4 serial) 
VA+ 
1C228 
VD+ R182 Rv 
1C230 COH_q0.1" 
C229 1"'" T0.1u COM_D 
VA-
Cap. for re-supply 
VDD1 VDD2 
VIN- VOUT-
GDLow_E GND2 
Cut-off: > 339kHz HCPL-7800A 
Isolated voltage amplifier 
V VS+ 
Range adjusting necessary 
due to uncertain gain off 
isolated amplifier to get 
SV @ VV BUS at RMS 
voltage-input. 
~C232 
F"'" 
GDLow_E 
VA-
R192 6k81 
C23 68p 
Cut-off: 344kHz 
R194 1k 
C27 470p 
Cut-off: 339kHz 
VA+ 
C277 
VA- Offset compensation: 
Range -0.9V ... 0.9V 
Isolated Voltage Measurement, Phase D 
COPYRIGHT 2005 BY BRETT NEE AND MARCO AMRHEIN 
ALL RIGHTS RESERVED 
December 09 2005 heet 24 of 24 
ev 
4 
0 
c 
A 
5 I 4 I 3 j_ 2 I 1 
D VL+(( VL+ D 
TP1 TP2 c1E>l 
--<( U1B a: 
rV CTRL 01i 01I U1A a 5 ~ COM L R1 20K _3_~ DRAIN_BOT (( -"V'v R3 POT_Sk 7 C3 C4 
, I _j_ a 6 - 0.1;;-r- 0.1UJVL-DRAIN_ TOP (( A.A. / TLE2082 - R2v v v f-
'<I Cap. for 20K TLE2082'<l R4 ( Freq. adjust re-supply 1K y~ ( 
-"V'v TP3 
r C5 R5 1K 1500p COM_L (( 
c VL- (( c 
DO NOT STUFF D3, R7 
J umper pin 6 of U3 to pin 16 of U4 (Vee) 
COM L 
.... R6 < _L C6 ( R7 ~ 
VL+ 220. 112 w~ T 0.1, ( R TP4 ? RB ~ > r--< R9 
'( 1k a 20K( TP5 1 U4 ( r U3 MIC4428 3~ U2A 1 ~ r+ 7 > 1R (.) 10 INA OUTA ))GATE_BOT 1 r} ill ~ 20 ....s___; 
r----2-- ~ INB OUTS B ~~D1 v 1S2 30 n ))GATE_ TOP B R10( 40 vs~ 1N4733 LM393 '<l 5 -COM L 10K( 6 2R C) V CTRL R1~( 2S DO NOT STUFF > a: c<: 
D2.~~ 20K( 10 3R C9 , ClO 5~ U2B TP6 r-ff-> 3S1 ~~ C7 ca 1N4733 7 .# 3S2 D3 C9 == c1o=~ 6 "' ~~ D 1u =~ ;:::::::1su c c f- v 14 4R 0 -( R12 R13 ( D4 15 z ( LM393 ""<~ 10K( 1N473 4S C) 
>1k > , DM74LS279 TP7 VL-
.J 
' Ta ntal um 
A A 
Title 
Modular Inverter Isolated Power Supply- Control 
COPYRIGHT 2005 BY A. KWASINSKI AND Z. SORCHINI Size 
I 
Document Number 
re; ALL RIGHTS RESERVED A SK0032 
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5 I 4 I 3 I 2 I 1 
D 
B 
A 
Add a 2 . 7 
ohm series 
resistor 
here {cut 
trace) 
DRAIN_ TOP ((-------!t......+--4~-~-4-.w..,_-----<l 
~~---------~---------~ 
1-2 Normal Operation JUMPER2 JP1 3-4 Testing 
GATE_ToF(( 
R15 180 1n4448 
VL-
VL+ 
R17 
DO NOT STUFF RLl, Rl 7, Cl3 R 
Jumper pins 3 and 4 of RLl 
with 2 . 7 ohm resistor 
TP16 
VL-
C13 
c 
02 
COM L 
DRAIN_BOT ((----------'::&....+-4..--. .. -+-W------<r 
~~--------------------------------------~ 
TP19 
C18 
10u 
Tantalum 
C19 
0.1u 
JUMPER2 
1-2 Normal Operation 
3-4 Testing 
Tantalum 
TP20 
1-2 Normal Operation 
3-4 Testing 
J2 
1-2 Normal Operation 
3-4 Testing 
CON4 
TP14 
Add a lOu tantalum 
capacitor between pins 2-3 
of transformer and VL-
VGD L+ 
VGD L-
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D 
c 
B 
A 
J8 
J4 
,--
-
CON10 
J1 CON10 Encoder Retrensm~1 
r-
~ ~ 
L---
~::::::::::::::::~-~u 1- :lllll~u ~--~------------~:lllll•~v 
~----------------~~-~w ~ ~ 
'--
CON14 
Encoder Retransmit 
5 V Encoder Interface 1 
CON10 Encoder Interface 
J9 SPI Bus Interface 1 
r-
'--
1-1-------o IN 
l:t==lo5~~T ~----~-5 OUT 
a:===ICK--CK SS A 
~-------ss_A ~ 
CON10 
SPI Bus Interface 
~: 
CON4 Power 
J2 
CON20 
I 
lnterface Logic1 
'--~~ENC_A 
- ENC6 
'--- ENc:::c 
.-----I!SDI SDO 
- SCK 
,-- SPI_SS_1 
Interface Logic 
uController1 
s~-~=~==~tt:t:::::::::llll ~g6 
SCK ::~~I~SS_1 
SPI_SS_A r- SPI_SS_2 
uControUer 
Keypad lnterface1 
Primary general 1/0 
R)(.I-
TX~r-
oE4f--
I 
JS 
CON16 
Secondary general I/O 
Phase Enable 
J12 
11±::;-.M_EN_SW 
c~ ~ 
Phase Enable 
n 
Power connector tor daughterboard 
~i-+'-------+..J1y5V -1fV SV 
!----
3.3V 
CON14 -::?'" "<;7 
J7 
-
Digital Signal Concl1 
D_A1·--------.. D_A1 
0~ 0~ 
0-61 D-81 
D-B2 0-62 
o:::c1 o-c1 
o_c2 o:::c2 
om om 
o:::o2 o:::o2 
D0E~~~--------+---•g-~~~E 
o:_FAULT ._o:::FAULT 
A1 
-A1 
~-----1-----.....L..I 
-~l=::::::t:::==::tl 
- 61----+-----..lll....l 
621~:±==:±~ -62 C1 
-C1 ----+-----..l.!l....l 
_gl:::=t==~ 
01----+-----.J.L..I 
-g~l:::=t==:it! 
-02----+-----"""-1 
ENABLE I~:±==~~ -E  
FAULT 
-FAULT----+------"L.. 
-~=~~~~il:::t:::::::~ 
C6_Digitai_Signal_Cond R1 
R 
J10 
.---
'--
CON10 
Front End Into a e 
GIN ~;!;~ 
-GIN e>,o ~g~~T ~~~ 
ENABLE 
-ENABLE 
RESET 
-RESET 
FAULT 
-FAULT 
Front End Interface 
Top Level 
6 SK0038 
120 I Document Number 
ate· 
Do not stuff Rl '---
CON34 
D 
c 
B 
A 
I 
J15 Analog Signal Cond1 
;----- 1 ... 
t--'--2 ------t•._IA_LOW 
~ 
CON34 
~ ~IB_LOW 
~ ~IC_LOW 
~ ~ID_LOW 
~o ~VBUS_LOW 
~~ ~T1_LOW 
~~ ~T2_LOW 
~~ ~VA_LOW 
~~ ~VB_LOW 
~~ ~VC_LOW 
~~ ~VD_LOW 
;~ ~A1_LOW 
~~ :A2_LOW 
~~ :A3_LOW 
~~ :A4_LOW 
~~ ~B1_LOW 
jtj 
I 
J18 
CON34 
4 
I I I 
J16 
CB_Analog_ Signal_ Cond 1 
lA~-------------------+------~~~ 
18~--------~---~~~ IC~-------------------+-------7~ 
10~------------------+-----~R~ 
KELVIN1~------------------+------~11 ~~ VBUS~------------------+------~111~ T1~------------------+------~11?~ 
T2~-------------------+------~ 
... ~ KELVIN2~ ..,.-------------------+------..&.::&....f ~ ~ ~ 
?1 
VA~--~--------------+------~?? 
VB~------------------+-~---~?~ 
vc~------------------+------~?4 
VD~------------------+------~?~ 
KELVIN4~------------------+------~?~ 
 
k 
0 
+J 
u 
Q) 
§ 
0 
u 
.8 
n! 
~ 
CON26 
High Voltage Analog 
J17 
1 ;-----
A1------'?-I 
A2 3 A3 4 A4~---..:&....j 
KELVINA ~ 
81~---""""--i 
KELVINS 7 ;::± 
;.......m_ 
/ R2 
( R 
> 
.....__ 
CON10 
.~ 
k 
Q) 
c:: 
Q) 
(!) 
/ R3 
( R 
> 
Do not stuff R2, R3 
rritle 
Top Level 
COPYRIGHT 2004 BY ZAKDY SORCHINI AND JASON WELLS 
ALL RIGHTS RESERVED ~i~ I Document Number SK0038 
Date: Tuesday, July 05 2005 
I I 
!Sheet 
I 
D 
-
c 
B 
A 
2 of 31 
+15 v 
D 
IN 
KELVIN 
R14110K 
c 
C15<t33p 
CLAMP_HIGH 
B 
OFFSET 
-
A 
Select specific resistors to have a 
particular cut-off frequency. 
wO = 1/ (R*sqrt (4. 4nF*2 . 2nF) l . Q is fixed at 
0 . 707 and the filter is unity gain . 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
D29 D28 
D1N5819 D1N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e. , 5% tolerance l 
OUT_HIGH 
+15 v 
+15V 
OUT_LOW 
TP69 
-15 v 
-R144 
40K 
C15910p <Title> 
Document Number 
D 
c 
B 
-15 v 
C157 C161 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 3 of 31 
D 
IN 
KELVIN 
c 
B 
A 
- --------- ---------------------------------------------------------------------------------------------------------------------------------------------------------
+15V 
R93 10K 
C11CB3p 
CLAMP_HIGH 
OFFSET 
-
4 
Select specific resistors to have a 
particular cut-off frequency. 
wo = 1/ (R*sqrt (4. 4nF*2. 2nF) ) . Q is fixed at 
0.707 and the filter is unity gain . 
R le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
019 018 
01N5819 01N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e. , 5% tolerance) 
OUT_HIGH 
+15 v 
+15 v 
OUT_LOW 
TP59 
-15 v 
-R96 
40K 
C11510p 
D 
c 
B 
-15 v 
C113 C117 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 4 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15V 
R16710K 
C17933p 
CLAMP_HIGH 
OFFSET 
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4 . 4nF*2.2nF)). Q is fixed at 
0 . 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
035 
D1N5819 
D34 
D1N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e., 5% tolerance) 
OUT_HIGH 
+15 v 
OUT_LOW 
TP75 
-15 v 
-
C18410p <Title> 
Document Number 
D 
c 
B 
-15 v 
¥g\~· C182 0.1u 
A 
ev 
<Re C de> 
heet 5 of 31 
D 
c 
B 
A 
IN 
KELVIN 
4 
+15 v 
R11110K 
C12733p 
CLAMP_HIGH 
OFFSET 
-
Select specific resistors to have a 
particular cut-off frequency . 
wO = 1/ (R*sqrt (4. 4nF*2. 2nF)) . Q is fixed at 
0.707 and the filter is unity gain. 
R = le3, fO -=51 kHz 
R = 100e3, fO -= 510 Hz 
023 022 
01N5819 01N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e. , 5\ tolerance) 
JUMPER2 
OUT_HIGH 
+15 v 
+15V 
OUT_LOW 
TP63 
-15 v 
C13210p 
D 
c 
B 
-15 v 
C134 
0.1u 
-
A 
ev 
<Re C de> 
heet 6 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15V 
R35 10K 
C54 33p 
CLAMP_HIGH 
OFFSET 
-
Select specific resistors to have a 
particular cut-off frequency. 
wo = 1/ (R*sqrt (4. 4nF*2. 2nF)) . Q is fixed at 
0 . 707 and the filter is unity gain. 
R le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
04 05 
01N5819 01N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
d ielectric (i.e. , 5% t olerance) 
OUT_HIGH 
+15V 
+15 v 
OUT_LOW _be~ TP46 To'" -15 v 
C59 10p 
D 
c 
B 
-15 v 
_bcsa To'" 
A 
ev 
<Re C de> 
heet 7 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15V 
R41 10K 
C60 33p 
CLAMP_HIGH 
OFFSET 
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4 . 4nF*2.2nF)). Q is fixed at 
0. 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
07 
01N5819 
06 
01N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e., 5% tolerance) 
OUT_HIGH 
-15 v 
R44 
40K 
C65 10p 
OUT_LOW 
TP47 
itle 
<Title> 
D 
c 
B 
A 
ev 
<Re C de> 
heet 8 of 31 
4 
+15 v 
D 
IN 
KELVIN 
R12110K 
c 
C13633p 
CLAMP_HIGH 
B 
OFFSET 
-
A 
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4 . 4nF*2.2nF)) . Q is fixed at 
0. 707 and the filter is unity gain . 
R le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
D25 D24 
D1N5819 D1N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e . , 5% tolerance) 
OUT_HIGH 
+15 v 
+15 v 
OUT_LOW 
TP65 
-15 v 
-
itle 
C14110p <Title> 
Document Number 
D 
c 
B 
-15 v 
C139 C143 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 9 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15 v 
R13110K 
C14533p 
CLAMP_HIGH 
OFFSET 
-
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4.4nF*2 . 2nF)). Q is fixed at 
0. 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
D27 D26 
D1N5819 D1N5819 
CLAMP_LOW 
Filt er caps must be COG/NPO 
dielectric (i.e. , 5% tolerance) 
OUT_HIGH 
+15 v 
+15 v 
OUT_LOW 
TP67 
-15 v 
-R134 
40K 
C15010p 
D 
c 
B 
-15 v 
C148 C152 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 10 of 31 
+15V 
D 
IN 
KELVIN 
R67 10K 
c 
C85 33p 
CLAMP_HIGH 
8 
OFFSET 
-
A 
Select specific resistors to have a 
particular cut-off frequency . 
wo = l/(R*sqrt(4 . 4nF*2 . 2nF}}. Q is fixed at 
0. 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
D13 012 
D1N5819 D1N5819 
CLAMP_LOW 
Filter caps must be COG/NPO 
dielectric (i.e ., 5% tolerance} 
OUT_HIGH 
+15V 
+15 v 
OUT_LOW 
_6C66 TP53 
1"'" -15 v 
R70 
40K 
C90 10p 
D 
c 
8 
-15 v 
_6C92 
1"'" 
A 
ev 
<Re C de> 
heet 11 of 31 
+15 v 
D 
IN 
KELVIN 
R15810K 
c 
C17733p 
CLAMP_HIGH 
B 
R165 
3.01k 
-
A 
4 
U51 
Filter caps must be COG/NPO 
die l ectric (i.e. , 5\ t olerance} 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency . 
wo = l/(R*sqrt(4 . 4nF*2.2nF}}. Q is fixed at 
0 . 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
OUT_HIGH 
+15 v 
OUT_LOW 
R159 
10k TP73 
-15 v 
+15 v 
-
itle 
<Title> 
D 
c 
B 
-15 v 
C174 C175 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 12 of 31 
4 
+15V 
D 
IN 
KELVIN 
R84 10K 
c 
C10833p 
CLAMP_HIGH 
B 
R91 
3.01k 
-
A 
Filter caps must be COG/NPO 
dielectric (i.e., 5\ tolerance) 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency . 
wO = l/(R*sqrt(4.4nF*2 . 2nF)) . Q is fixed at 
0. 707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
OUT_HIGH 
+15 v 
OUT_LOW 
R85 
10k TP57 
+15 v 
-
Document Number 
D 
c 
B 
-15 v 
C105 C106 
0.1u 0.1u 
-
A 
ev 
<Re C de> 
heet 13 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15 v 
R76 10K 
C10033p 
CLAMP_HIGH 
-
Filter caps must be COG/NPO 
dielectric (i.e., 5% tolerance) 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4.4nF*2 . 2nF)). Q is fixed at 
0. 707 and the filter is unity gain. 
R le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
OUT_HIGH 
+15 v 
OUT_LOW 
R77 
10k TP55 
-15 v 
+15 v 
_bC97 10'" 
D 
c 
B 
-15 v 
_bC9B 10'" 
A 
ev 
<Re C de> 
heet 14 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15V 
R15010K 
C16933p 
CLAMP_HIGH 
-
U49 
-15 v 
Select specific resistors to have a 
particular cut-off frequency . 
Filter caps must be COG/NPO 
dielectric (i.e., 5% tolerance) 
JP18 
JUMPER2 
wo = l/(R*sqrt(4.4nF*2.2nF)). Q is fixed at 
0.707 and the filter is unity gain . 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
OUT_HIGH 
+15 v 
+15V 
OUT_LOW 
R151 
10k TP71 
-15 v 
-
D 
c 
B 
-15 v 
C166 C167 
0.1 u 0.1u 
-
A 
ev 
<Re C de> 
heet 15 of 31 
+15 v 
D 
IN 
KELVIN 
R10210K 
c 
C12533p 
CLAMP_HIGH 
B 
R109 
3.01k 
-
A 
U39 
Filter caps must be COG/NPO 
dielectric (i.e. , 5% tolerance) 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency. 
wO = l/(R*sqrt(4 . 4nF*2 . 2nF)) . Q is fixed at 
0.707 and the filter is unity gain . 
R le3, fO - = 51 kHz 
R = 100e3, fO -= 510 Hz 
OUT_HIGH 
+15 v 
OUT_LOW 
R103 
10k TP61 
-15 v 
+15 v 
-
D 
c 
B 
-15 v 
+~\~3 C122 0.1u 
A 
ev 
<Re C de> 
heet 16 of 31 
D 
c 
B 
A 
IN 
KELVIN 
+15 v 
R55 10K 
C72 33p 
CLAMP_HIGH 
U27 
Filter caps must be COG/ NPO 
dielectric {i.e . , 5% tolerance } 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency . 
wO = l/{R*sqrt{4.4nF*2 . 2nF}} . Q is fixed at 
0. 707 and the filter is unity gain . 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510Hz 
R57 
10k 
-15 v 
OUT_HIGH 
OUT_LOW 
TP50 
+15 v 
_6C74 10'" 
Document Number 
D 
c 
B 
-15 v 
_6C76 10'" 
A 
ev 
<Re C de> 
heet 17 of 31 
D 
c 
B 
A 
IN 
KELVIN 
4 
+15 v 
R58 10K 
C83 33p 
CLAMP_HIGH 
4 
U29 
Filter caps must be COG/NPO 
dielectric (i.e . , 5% tolerance) 
JUMPER2 
-15 v 
Select specific resistors to have a 
particular cut-off frequency. 
wo = l/(R*sqrt(4 . 4nF*2 . 2nF)). Q is fixed at 
0.707 and the filter is unity gain. 
R = le3, fO -= 51 kHz 
R = 100e3, fO -= 510 Hz 
R59 
10k 
-15 v 
OUT_HIGH 
OUT_LOW 
TP51 
+15 v 
~ceo 101" 
<Title> 
Document Number 
D 
c 
B 
-15 v 
~C61 101" 
A 
ev 
<Re C de> 
heet 18 of 31 
+15 v 
D 
c 
KELVIN1 
8 
A 
R4 R5 
1K 10K R7 
3K 
D1 D2 
1N4741A LM385Z-1.2 
D3 
1N4741A 
RS 
1K 
I_ A 
7-:-~~~""--._ CLAMP HIGH OUT LOW 
7-:-~":'-f-..;.;;.,;,'---._ CLAMP-LOW OUT _:-HIGH 
~~~----OFFSET 
IN 
>-----41~-------1-KELVIN 
Analog Block Bipolar 
I_B 
...;.:-.;::;=:~~t.:..:...,_--CLAMP HIGH OUT LOW 
...;.:-.::.:,;;.:..:.;...:=;;...._.-cLAMP-LOW OUT_:-HIGH 
-=-~~----OFFSET 
IB IN 
..,_------I• KELVIN 
Analog Block Bipolar 
I_C 
...;.:-=,.:;;~-:-=t.:..:...,_.-cLAMP HIGH OUT LOW 
...;.:-.::.:,;;-'-'fo--'='---._CLAMP-LOW OUT_:-HIGH 
...:-..;;,;.;.;:;.;;.:... ____ OFFSET 
IC IN 
..,_------I• KELVIN 
Analog Block Bipolar 
I_D 
-i-f-~'"""-"i-""'.;.;._._CLAMP HIGH OUT LOW 
-f-:-.::.:;:;."""f-..:='---._ CLAMP-LOW OUT _:-HIGH 
"""'-~~----OFFSET 
IN 
...__ ____ --;_KELVIN 
Analog Block Bipolar 
+15 v 
TP1 
V offset 
R6 
100K 
-15 v 
KELVIN2 
VBUS 
~v 
1 
~V_clamp_high V_clamp_low v_offset 
-=-=~..:..:..:..;;t.:..:...,_._CLAMP HIGH OUT LOW 
IN - OUT_:-HIGH 
>-+---------KELVIN 
Analog Block Unipolar 
T1 
-=-=~..:..:..:..;;t.:..:...,_._CLAMP HIGH OUT LOW 
T1 IN - OUT_:-HIGH 
..,_------I• KELVIN 
Analog Block Unipolar 
T2 
"""'-='"""-""""".;.;._._CLAMP HIGH OUT LOW 
T2 IN - OUT _:-HIGH 
1.---------llaKELVIN 
Analog Block Unipolar 
VBUS LOW 
VBUS=HIGH 
COPYRIGHT 2004 BY ZAKDY SORCHINI AND JAS ON WELLS 
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Analog signal conditioning 
heet 19 of 31 
D 
c 
B 
A 
0 
c 
B 
A 
V_clamp_hig~~-­
V_clamp_low --
V_offset --
KELVIN4 
V_A 
OUT LOW 
OUT~HIGH 
Analog Block Unipolar 
V_B 
OUT LOW 
OUT~HIGH 
Analog Block Unipolar 
v_c 
Analog Block Unipolar 
V_D 
OUT LOW 
OUT~HIGH 
Analog Block Unipolar 
B1 
Analog Block Bipolar 
VB LOW 
VB=HIGH 
VC LOW 
VC=HIGH 
VD LOW 
VD=HIGH 
KELVINA 
A1 
OUT LOW 
OUT~HIGH 
Analog Block Bipolar 
A2 
OUT LOW 
OUT~HIGH 
Analog Block Bipolar 
A3 
Analog Block Bipolar 
A4 
Analog Block Bipolar 
0 
c 
B 
A 
~------------------------~ 
ev 
<Re C de> 
~::::::::::::J:::::::::::::J::::::::::::::J:::::=:::::::J::::::::::::::J:::::::::::::J:~~~~~~==:n~~~~~2~illu~C~~~c=~~===J~h~e~etC:::12~o~=~~ot~==J3IT1=~===j 
0 
c 
B 
A 
D A1 
D-A2 
D-B1 
o:B2 
D C1 
D-C2 
D-D1 
o: o2 
D ENABLE 
D=RESET 
TPS sv 
0 TPB z 
(!) 
TP9 
sv 
s v 
Transmit From Control Box 
A1 
- A1 
A2 
-A2 
B1 
- B1 
B2 
-B2 
C1 
-C1 
C2 
-C2 
D1 
-01 
D2 
- 02 
ENABLE 
-ENABLE 
uC RESET 
- uC_RESET 
Defaults to 
faulted if there 
is no signal 
FAULT 
- FAULT 
itle 
R176 
1k 
R9 
143 
R177 
1k 
sv 
Receive From Power Stage 
D_FAULT 
TP10 
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Digital signal cond itioning 
21 of 31 
ev 
1 
0 
c 
B 
A 
0 
c 
B 
A 
ENC TTL 1 
ENC-TTL-2 
ENC=TTL~) 
HALL TTL U 
HALCTTCv 
HALL_TIL_W 
ENC_DIF _2_A 
ENC_DIF _2_8 
A 
R10 
10k 
sv 
~-----u~v~w~~~-----<~~ 
R12 
R 
ENC_DIF _1_A 
ENC_DIF _1_8 
ENC_DIF _3_A 
ENC_DIF _3_8 
sv 
USA~ 
sv 
U6~ 
A ST 
8 ST 
C ST 
sv 
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ALL RIGHTS RESERVED 
sv 
us of 
0 
NC 1 
NC-2 
NC=3 
c 
TP17 
TP18 
TP19 
B 
A 
Encoder and Hall interface 
heet 22 of 31 
D 
c HALL_DIF _V_A 
HALL_DIF _V_8 
B 
A 
I 
sv 
U9A~ 
4 I I 
sv 
sv 
u«~ ~~ 
U9~ 
v«~ ~~ 
U9~ 
w«~ ~
HALL_DIF _U_A 
R15 U11 
~- =·· HALL_DIF _U_B >-+--R---+----J~~ :~~~ 1A >-4----------------~~~~INB+ 
...- INS-
HALL_DIF _W_A 
HALL_DIF _W_8 
~=: 7 INC+ 
~ R16 ,......+----1.~ INC-
( R ~ IND+ 
') IND-
sv 
U10 -~ 
U ST ? 
V ST ~ 1A 0 
---..,W;..:.::S:;,T=---1....>ll1'-l 2A ~ 
14 3A 
4A 
8 OUTA ~3 ~ 18 > OUT8 I-.......... 5 --+--.fn~ 28 OUTC ~ 1~ 38 OUTD 48 
~~·~ 
74A~ 
1Y .4 
2Y 7 
3Y ~ 4Y~ 
JP2 SV 
1 .....----- ? "? 
~ 
.____---4T...,_....&......+ ~-'- ./ A 
~2 ~ DS26~1)32AC 
itle 
Si~ I 
<Title> 
Document Number 
<Doc> 
I 
TP21 
TP22 
.J 
""' TP23 
.J 
Date: Wednesdav. Mav 11 2005 
I I I 2 I 
D 
c 
B 
A 
ISheet 23 of 31 
D 
c 
B 
A 
5V 
~C1B y01c 
ENC A 
ENC-B 
ENC=C 
HALL U 
HALCV 
HALL_W 
5V 
5V 
A 
-A 
B 
-B 
c 
-c 
u 
-u 
v 
-v 
w 
-w 
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Encoder and Hall Retransmit 
heet 24 of 31 
ev 
1 
D 
c 
B 
A 
D 
c 
GIN 
-GIN 
B 
A 
D ENABLE 
D FAULT 
D-RESET 
FE_ GOUT 
R178 
1k 
R17 
143 
R179 
1k 
sv 
TP24 
sv 
Receive From Power Stage 
E_GIN 
TP25 
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ENABLE 
-ENABLE 
FAULT 
-FAULT 
RESET 
-RESET 
GOUT 
-GOUT 
Front End Interface 
heet 25 of 31 
ev 
1 
D 
c 
B 
A 
D 
c 
8 
A 
GIO 1 
GI0-2 
GI0-3 
GI0-4 
GI0-5 
GI0-6 
GI0-7 
GlO-CK 
GlO-CK 
GIO=B 
---< 
--< 
--< 
--< 
--< 
--< 
1--< 
--< ~--< 
---
lC23 
To.1u · 
3.3 v y 
C25 
0.1u 
lC28 
To.1u 
3.3 v 
C30 
0.1u 
¢ 
~ 
J19 59 
-2 
4 
6 
8 
10 
Cit:; 
3.3 v q 
uC_GIO_CK =::::( 
GIO 9 
GI0=10 ~ 
GI0_11 ---
---
GIO 12 
< GI0-13 
---< GI0-14 
---< GI0-15 
---< GI0=16 
--
---....... GIO 17 
---< GI0-18 
---< GI0-19 
---< GI0=20 
-- TDI 
TMS 
TCK 
GIO 21 
GI0=22 
GIO 23 
---
--< GI0-24 
---< GI0-25 
GI0-26 ---< 
GI0-27 ---< 
GI0-28 ---< 
---< GI0-29 
---< GI0=30 
'-----""" 
TMS 
TCK 
TDO 
TDI 
7 
;:1~ IO" a: 1'-U: Lt:~ C'" " 1 .... 1~ 1~1~ a:~ g~ ~~~ 
U16 ~N~O~~~~MN~~MN~om~N~~ 
~~~z oooooooooo~zww~ 
1? 00~ u~~ 
1~ GCK3 
~~ Q 0~~ GSR 
1A. 13 > VCCINT 
15 14 72 
1fi 15 71 
17 GND 70 
18 17 69 
19 18 68 
20 19 67 
21 20 66 
22 21 65 
23 VCCIO VCCIO 
24 23 63 
25 24 XC95108_PC84 62 
26 25 61 
27 26 GND 
28 GND TOO 
29 TDI 58 
30 TMS 57 
31 TCK 56 
32 31 ~ 55 32 z 54 u 0 0 
~~~~M~~~~a~~~~~~ag~~~ 
sf ~I;;J 1~1~ :~ ~ ~~ ~~ ~~~~ 1~1~ !;j~ ~5' u:~& 
ENC A 
ENC-8 
ENC=C 
itle 
::>ize 
~- A1 -->o~A2 -->o~s1 --<:>o~s2 -->o~c1 -->o~c2 -->o~D1 --<:>o~D2 
>D=ENABLE sy 
3.3V 
0 
7A. 
n 
GIO_GSR 
7? 
71 ~-RESET 
70 >- ENC_1 
f>Q >- ENC_2 
f>R ENC 3 
f>7 5:::= HALl_U 
f>6 >- HALL_V 
f>5 HALL W 
SA. 2::::::: uc_GT0_1 
f>3 
6? uC GIO 2 
f>1 
uC-GI0-3 
60 uC=GI0=4 
59 TOO 
58 s:==MASTER_ENABLE 57 
56 >- PH1_ENABLE 
55 >- PH2_ENABLE 
54 >- PH3_ENABLE 
'---- PH4_ENABLE 
D_FAULT 
Dl 
SDO 
SCK 
SPI_SS_1 
FE GIN 
E_:-GOUT 
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Interface logic 
I Document Number F 
heet 26 of 31 
s 
ev 
1 
D 
c 
8 
A 
5 I 4 I 3 I 2 I 1 
D TP26 D 
~ 
PWR+15 V U17 "' ( 
1 I VIN ° VOUT I 3 8V 
:;::::::::: e31 
I ~ I 
:::::::::: e32 
-
0.33uF Me780 !3fTO 1uF f-
TP27 
--<( 
c c 
3L U18 3.3 v 
1C33 1 vee 
A n A ~ ~18 RX d R TX D 
~ DE 
~/RE 
Io'" ~ DE B 7 11 GND B 7 SN65HVD12P 
TP28 
~ B B 
"' TP29 
~ 
"' 
TP30 
~ 
"' 
-
f-
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A A 
[Title 
Keypad interface for Baldor Smart Motor keypad 
~ize 
1 
Document Number re~ A SK0038 
[late: Wednesdav. Mav 11 2005 ISheet 27 of 31 
5 I 4 I 3 I 2 I 1 
I 
D 
c 
M_EN_SW 
B 
-
A 
5 I 4 
I 
R19 
10k 
I 
sv 
() 
.... 
SW1 
---t 
r-----~ ~ ----
I 
._ ____ _,  r-----~ 
._ ____ _, ~ r---------~ 
._ ____ _, ~ r-----------~ 
SWDIP-4 
[Title 
<Title> 
!Size 
I 
Document Number 
A <Doc> 
Date: Wednesday, May 11 
3 I 2 
l 
D 
-
B 
-
A 
<Re C rev de> 
2005 ISheet 28 of 31 
I 1 
D 
c 
B 
A 
LED_P~~ R25 100 
Power LED connector 
TP32 
TP34 
TP35 
TP38 
C34 
100u 
sv 
C42 
0. 1u 
0 
J21 
CON1 
Need to decide how to connect to earth ground 
4 
TP31 
TP36 
Can replace resistors for 
beads for the analog power 
TP33 
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Power Supply Interface 
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ev 
1 
D 
c 
B 
A 
D 
SPI_SS_A 
c 
D_IN 
- D_IN 
B 
A 
SDO 
SCK 
R26 
143 
sv 
sv 
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Dl 
itle 
SPI Bus Interface 
heet 30 of 31 
ev 
1 
D 
c 
B 
A 
5 I 4 I 3 I 2 I 1 
TP39 JP3 
..... 
, 
1 ? 
TP40 3 ~ ./_ 4 _1 uC_GI0_4 
..... 
D ,... 3.3 v D 
3.3 v ( 
JUMPER2 
U22 
JP4 
( R27 SPI SS 1 ? RAO/ANO RCO/T1 OSO/T1 CKI f,--( 10k sPCss=z ~ RA1/AN1 RC1/T10SI/CCP2 1 ') 
> ~ RA2/AN2NREF- RC2/CCP1 1::1 3 ~./.. 4 l uC_GIO_CK 
- DECJ 14 ~SCK -R RA3/AN3NREF+ RC3/SCKISCL 1!'; uC_GI0_1 7 RA4/TOCKI RC4/SDI/SDA 1R r SDI uC_GI0_2 RA5/SS/AN4 RCS/SDO 17 t SDO JUMPER2 
C) ?1 RC6/TX/CK 1R L TX uC_GI0_3 
?? RBO/INT RC7/RXIDT RX 
~ RB1 WD-3.3 v RB2 OSC2/CLKOUT RB3/PGM TP41 ~ RB4 "" c c RBS 
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